

Series of microcontrollers

Technical reference manual

STC MCU

Technical support website : www.STCAI.com

Official technical Forum : www.STCAIMCU.com

Data update date : 2024/5/13

Remarks and tags can be added directly to this document,



Authorized commercial city

Table of contents

1	Basic overview of single-chip microcomputer	1
1.1	, digital system and coding	1
1.1.1	, digital system conversion , original	1
1.1.2	code, inverse code and complement	4
1.1.3	code, commonly used coding	5
1.2	Several commonly used logical operations and their graphic symbols	5
1.3	STC12H MCU performance overview	9
1.4	STC12H MCU product line	9
2	STC12H Series selection introduction,	10
2.1	characteristics, price, pin diagram STC12H1K08-36L-LQFP32/TSSOP20/SOP20/SOP16.....	10
2.1.1	Feature and price	10
2.1.2	pin diagram, minimum system (.....	13 LQFP32/QFN32)
2.1.3	Use , use USB Link1D Pair to dual Series for serial port simulation Serial communication	
2.1.4	, use, USB serial port tool pair STC12H Series for serial port simulation,Serial communication	15
2.1.5	general purpose Turn to dual serial port chip pair Series for serial port simulation,Serial communication	
2.1.6	Pin diagram, minimum system (DIP28)	17
2.1.7	pin diagram, minimum system (SOP20/DIP20)	18
2.1.8	pin diagram, minimum system (SOP16/QFN16)	19
2.1.9	Pin description	20
2.2	universal USB To dual serial port chip USB-2UART, TSSOP20/SOP16	24
2.2.1	Universal USB to dual serial port chip USB-2UART-45I-TSSOP20, Automatic power failure and power-on	24
2.2.2	Universal USB to dual serial port chip USB-2UART-45I-TSSOP20, Manual power failure and power-on	25
2.2.3	Universal USB to dual serial port chip USB-2UART-45I- SOP16, Automatic power failure and power-on	26
2.2.4	Universal USB to dual serial port chip STC12H USB-2UART-45I-SOP16, Manual power failure and power-on	27
3	Function foot switch	28
3.1	Function pin switch related register	28
3.1.1	peripheral port switch control register (PMSW), serial port switch	28
3.1.2	Peripheral port switching control register (PMSW), serial port switch, Comparator output switching	29
3.1.3	Clock selection register (MCLKOCR)	
3.1.4	Advanced selection register (PWMx_PS)	30
3.1.5	Advanced function pin selection register (PWMx_ETRPS)	32
3.2	Example program	33
3.2.1	serial port switching 1	33
3.2.2	Serial port switching 2	34
3.2.3	SPI switch	
3.2.4	I2C 36 Switch master clock output	37
3.2.5	switch	39
4	Package size diagram	
4.1	TSSOP20.....	42 Package size diagram..... 42
4.2	QFN20 Package size diagram (?).....	43

4.3	LQFP32	Package size diagram ()	44
4.4	QFN32	Package size diagram ()	45
4.5	STC12H	Compilation of naming rules for a series of microcontrollers	46
5		, establishment of simulation development environment and	47
5.1	install Keil	47
5.1.1	install C51	Compilation environment	47
5.1.2		How to install and at the same time Keil C51 C251 MDK	50
5.2		Add model and header files to Keil	51
5.3		How to use header files in MCU programs STC	53
5.4		Create a new project and project settings	55
5.4.1		, set the project path and project name	
5.4.2		, select the target MCU model (STC8H8K64U)	56
5.4.3		add the source code file to the project	57
5.4.4		settings project (settings" Memory Model")	58
5.4.5		Setup items (" Code Rom Size "Choose Large)	60
5.4.6		Setup items (HEX File format settings)	61
5.5		How to Keil C51 Specify the absolute address of variables, tabular data, and	62
5.5.1	Keil C51	functions, how to specify the absolute address of variables, how to	62
5.5.2	Keil C51	specify the absolute address of tabular data, and how to specify the absolute	63
5.5.3	Keil C51	address of functions	65
5.6	Keil	. A simple way to get help in the software.	67
5.7	in	How to create a multi-file project in Keil	70
5.8		Regarding the interrupt number is greater than in Keil Handling of compilation errors in	74
5.8.1		Use the popular interrupt number extension tool on the	74
5.8.2		Internet to use the reserved interrupt number for transit	76
5.9	STC-USB LinkID	Precautions for tool use	85
5.9.1		Tool interface description	85
5.9.2	STC-USB LinkID	Practical application	86
5.9.3		Correct identification and	88
5.9.4		production of tools STC-USB LinkID Main control chip	89
5.9.5		The tool firmware is	92
5.9.6		automatically upgraded to enter the method of	
5.9.7		updating the firmware STC-USB LinkID Driver installation steps	93
5.10		Download a description of related hardware options ISP	99
5.11		The user program is reset to the system area for programming method (non-stop power-up)	100
5.12		Download process and typical application circuit diagram	103
5.12.1	ISP	Download flow chart (serial port download mode)	103
5.12.2	ISP	Download flow chart (hardware Software string Mouth mode)	104
5.12.3	use STC-USB LinkID	Tool download, support online and offline download	105
5.12.4	Software simulation direct USB ISP	Download, it is recommended to try, simulation system) is not supported (SV	108
5.12.5	Software simulation direct USB ISP	Download, it is recommended to try, simulation system) supported (3.3V	110
5.12.6		Download using the Serial Port Tool to kill two birds with one stone USB	112
5.12.7		Use to dual serial ports /TTL USB Download (with external crystal oscillator)	114
5.12.8		Use to dual serial ports /TTL USB Download (without external crystal oscillator)	115

5.12.9	USB	Download (automatic power failure, Power-on) to dual serial ports	117
5.12.10	Use , use, use	To dual serial port	118
5.12.11	USB	To dual serial port	118
5.12.12	USB	To dual serial port	120
5.12.13	use, use, use, use	To dual serial port Download (5.0V) Download (3.3V) Download (5.0V) Download (3.3V)	120
5.12.14	U8-Mini	To download of ISP	121
5.12.15	U8W	to download of ISP	123
5.12.16	use, use, use	can also be supported, and simulation can also be supported	126
5.12.17	PL2303-GL	Download, it can also support the simulation of the	127
5.12.18		power supply control reference circuit of the single-chip microcomputer	128
5.13		For killing two birds with one stone	129
5.14	STC-ISP		138
5.14.1		Publish the project program, download the software, advanced applications	138
5.14.2		The program is encrypted and transmitted (the serial port analyzes the program	142
5.14.3		during anti-burning) to release the project program. After the program is encrypted, the	146
5.14.4		transmission is combined with the use of user-defined downloads (to achieve	148
5.14.5		non-stop downloads) . How to simply control the number of downloads, through	149
6		Clock, reset and power management, chip-on-chip operation process	159
6.1		, system clock control	159
6.2		chip-on-chip operation process:	160
6.3		related registers	161
6.3.1		, system clock selection register (CLKSEL)	162
6.3.2		Clock divider register (CLKDIV)	162
6.3.3		Internal high-speed and high-precision control register (IRC_HIRCCR)	162
6.3.4		External oscillator control register (XOSCCR)	163
6.3.5		Internal low-speed control register (IRC32KCR)	163
6.3.6		Master clock output control register (MCLKOCR)	164
6.4	STC12H	Series of adjustment	165
6.4.1	IRC	frequency band selection registers	165
6.4.2	inside IRC	register (ITRIM) Frequency	165
6.4.3	inside IRC	fine-tuning register (LITRIM)	166
6.4.4		Clock divider register (CLKDIV)	166
6.4.5		Divide by frequency Example of the user's working frequency, and the user dynamically changes the frequency to chase the	167
6.5		System reset	170
6.5.1		Watchdog Reset (VDT_CONTR)	171
6.5.2		software reset (IAP_CONTR)	173
6.5.3		low voltage reset (RSTCFG)	173
6.5.4		Low-level power-on reset reference circuit (generally not required)	174
6.5.5		Low-level button reset reference circuit	174
6.5.6		traditional high-level power-on reset reference circuit 8051	175
6.6		External crystal oscillator and external clock circuit	176
6.6.1		External crystal oscillator input circuit	176
6.6.2		External clock input circuit (It is a high-impedance input mode and can be used as an input port)	176
6.7		Clock stops vibrating Power saving mode and system power management	177

6.7.1	Power control register (PCON)	177
6.8	Power-down wake-up timer	178
6.8.1	Power-down wake-up timer count register (WKTCL^{WKTCH})	178
6.9	The sample program	179
6.9.1	selects the system clock source	179
6.9.2	, the master clock divider output	181
6.9.3	, the watchdog timer, applies	183
6.9.4	a soft reset, realizes a custom download	185
6.9.5	, and uses the low-voltage detection	187
6.9.6	power-saving mode	189
6.9.7	Pin interrupt wake-up power saving mode	191
6.9.8	Pin interrupt wake-up power saving mode	194
6.9.9	Use pin interrupt to wake up power saving mode	198
6.9.10	Use the feet to wake up I2C SDA MCU Power saving mode Use the	201
6.9.11	power-down wake-up timer to wake up the power saving mode	204
6.9.12	Interrupt the wake-up power saving mode, it is recommended to use the power-down wake-up timer in conjunction	204
6.9.13	The comparator interrupts the wake-up power-saving mode, it is recommended to use the power-down wake-up timer in	204
6.9.14	Use LVD Function detection of operating voltage (battery voltage)	211
7	memory	216
7.1	Program memory	216
7.2	data memory	217
7.2.1	inside	217
7.2.2	Program status register (.....	218
7.2.3	Internal expansion	219
7.2.4	auxiliary register (.....	219
7.2.5	external expansion Bus speed	220
7.2.6	control register (.....	220
7.2.7	Bit-addressable data memory	221
7.3	Special parameters in the memory, in the program can be burned when downloading	223
7.3.1	Read inside The reference signal source value is	225
7.3.2	read from inside The reference signal source value is	228
7.3.3	value is read from the only one in the world, (The number)	231
7.3.4	is read from the only one in the world, (Reading)	234
7.3.5	Read frequency of the power-down wake-up timer from memory	237
7.3.6	Read frequency of the power-down wake-up timer from program	237
7.3.7	User-defined interior Frequency from memory (.....	243
7.3.8	User-defined interior Frequency from	248
8	Special function register	251
8.1	STC12H1K08	251
8.2	List of special function registers	253
9	I/O	260
9.1	Port-related registers	260
9.1.1	port data registers (P_x)	262
9.1.2	Port mode configuration register (P_xM0 / P_xM1)	262

9.1.3	Port pull-up resistor control register (P _x PU)	263
9.1.4	Port Schmidt trigger control register (port	263
9.1.5	level conversion speed control register (263 P _x SR)
9.1.6	port drive current control register (P _x DR)	264
9.1.7	Port digital signal input enables the	264
9.2	control register (configuration port	265
9.3	I/O Structure diagram of	266
9.3.1	Quasi-bidirectional port (weak pull-up)	266
9.3.2	, push-pull output	266
9.3.3	, high resistance input	267
9.3.4	, open-drain mode	267
9.3.5	, new 4.1K How to set	268
9.3.6	the external output speed of the pull-up resistor I/O	268
9.3.7	How to set the port current drive capability I/O	269
9.3.8	How to reduce external radiation from the mouth I/O	269
9.4	Example program	270
9.4.1	, port mode setting	270
9.4.2	, two-way port read and write operation	271
9.5	, a typical triode control circuit	274
9.6	, a typical light-emitting diode control circuit	274
9.7	Device port interconnection I/O	275
9.8	, a mixed voltage power supply system 3V/5V	
9.8	How to make The port is low when it is powered on and reset I/O	276
9.9	Drive a digital tube (Serial extension, Root line) The circuit diagram	277
9.10	use 74HC595 I/O port directly drives the circuit diagram of the digital tube application LED	278
9.11	use STC Series MCU of I/O The port directly drives the segment code	279
10	of instructions, system	298
10.1	addressing method	298
10.1.1	, immediate addressing, direct	298
10.1.2	addressing, indirect	298
10.1.3	addressing, register	298
10.1.4	addressing, relative	298
10.1.5	addressing, variable	298
10.1.6	addressing, addressing	299
10.1.7	Bit addressing	
10.2	299 Instruction table	
10.3	299 Detailed instructions (Chinese)	302
10.4	Detailed instruction (English) Interrupt	335
10.5	response interrupt system for	370
11	multi-stage pipeline core STC12H	
11.1	Series interrupt source	373
11.2	Interrupt structure diagram	374
11.3	Series interrupt list	375
11.4	Interrupt related registers	377
11.4.1	Interrupt enable register (interrupt allow bit)	378

11.4.2	Interrupt request register	383
11.4.3	(interrupt flag) Interrupt	387
11.5	priority register sample program	389
11.5.1	Interrupt (rising edge and falling edge), can support both rising edge and falling edge	389
11.5.2	Interrupt (falling edge)	391
11.5.3	Interrupt (rising and falling edges), can support both rising and falling edges	392
11.5.4	Interrupt (falling edge)	394
11.5.5	Interrupt (falling edge), only falling edge interrupts are supported	396
11.5.6	Interrupt (falling edge), only falling edge interrupts are supported	398
11.5.7	Interrupt (falling edge), only falling edge interrupts are supported	400
11.5.8	Timer interrupt	402
11.5.9	Timer interrupt	403
11.5.10	Timer interrupt	405
11.5.11	Timer interrupt	407
11.5.12	Timer interrupt	410 interrupt
11.5.13	UART1	412 Interrupt
11.5.14	UART2	interrupt
11.5.15	ADC	417 interrupt
11.5.16	LVD	Comparator interrupt
11.5.17	SPI	interrupt
11.5.18	I2C	423 interrupt
12	I/O .425 Port interrupt-Port interrupt	429
12.1	related registers	
12.2	.429 Sample program	
12.2.1	P0 .431 The falling edge of the mouth is interrupted	431
12.2.2	Port rising edge	434
12.2.3	Interrupt port low-level interrupt	438
12.2.4	P3 port high-level	442
13	interrupt / Timer counter	447
13.1	Timer related register	448
13.2	timer 0/1	449
13.2.1	0/1 Control register (timer	449
13.2.2	timer 0/1	450
13.2.3	0 Timer mode (Bit automatic reloading mode)	451
13.2.4	0 Timer mode (Bit non-reloading mode) Mode	452
13.2.5	timer (TCON) Mode register (reloading mode)	453
13.2.6	Timer mode (non-maskable interrupt 3 16 Automatic bit reloading, real-time operating system metronome)	454
13.2.7	Direct mode (reloading mode)	455
13.2.8	Timer reloading mode) Timer mode	456
13.2.9	(Bit automatic reloading mode)	457
13.2.10	Count register (TL0, TH0) Timer	458
13.2.11	Timer count register (TL1, TH1)	458
13.2.12	Auxiliary register (AUXR)	458

13.2.13	Interrupt and clock output control register (458
13.2.14	timer calculation formula ₀	459
13.2.15	1 Timer calculation formula	460
13.3	2 Timer (₂₄ Bit timer , ₈ Bit prescaler ₊₁₆ Bit timing)	461
13.3.1	1 Auxiliary register (_{AUXR})	461
13.3.2	Interrupt and clock output control register (461 INTCLKO)
13.3.3	timer ₂ T _{2L} , T _{2H}) Count register (461
13.3.4	timer's ₂ Bit prescaler register (_{TM2PS})	461
13.3.5	2 Timer operating mode	
13.3.6	2 Timer calculation formula	
13.4	Timer _{3/4} (₂₄ Bit timer , ₈ Bit prescaler ₊₁₆ Bit timing)	463
13.4.1	Timer _{4/3} T _{4T3M}) Control register (463
13.4.2	3 Timer count register (T _{3L} , T _{3H})	464
13.4.3	4 Timer count register (T _{4L} , T _{4H})	464
13.4.4	Of the timer ₃ Bit prescaler register (_{TM3PS})	464
13.4.5	timer's ₄ Bit prescaler register (_{TM4PS})	464
13.4.6	timer operating mode ₃	465
13.4.7	4 Timer operating mode	466
13.4.8	3 Timer calculation formula	467
13.4.9	4 Timer calculation formula	467
13.5	4 example program	468
13.5.1	timer (mode ₋₁₆₀ Bits are automatically overloaded) ₀ , Used as timing	468
13.5.2	Timer (mode ₋₁₆₁ Bits are not automatically overloaded) ₀ , Used as timing	469
13.5.3	Timer (mode ₋₈₂ Bits are automatically overloaded), used	471
13.5.4	as a timing timer (mode ₋₁₆₃ Bits are automatically overloaded, non-maskable interrupts), used as timing	472
13.5.5	Timer (external counting-extended T ₀ Interrupt for the external	475
13.5.6	Timer (measuring pulse width _{-INT0} falling edge) High-level width)	477
13.5.7	Timer (mode) _{0 0} , Clock divider output	479
13.5.8	Timer (mode ₋₁₆₀ Bits are automatically overloaded), used as timing ₁	481
13.5.9	Timer (mode ₋₁₆₁ Bits are not automatically overloaded), used as timing	483
13.5.10	Timer (mode ₋₈₂ Bits are automatically overloaded), used	484
13.5.11	as a timing timer (external counting-extended to an external falling edge interrupt) ₁	486
13.5.12	T ₁ Timer (measuring pulse width _{-INT1} High level width) ₁	488
13.5.13	Timer (mode) _{0 1} , Clock divider output	490
13.5.14	The timer ₁ (mode) is used as a serial port baud rate generator ₀	492
13.5.15	The timer ₁ (mode) is used as a serial port baud rate generator ₂	496
13.5.16	Bits are automatically overloaded) Timer (₁₆	500
13.5.17	Timer (external counting-extended T ₂ Interrupt for external falling edge)	502
13.5.18	Timer, clock divider output	504
13.5.19	timer for serial port baud rate generator	506
13.5.20	timer for serial port baud rate generator	509
13.5.21	₃ Baud rate generator timer for serial port ₂	513
13.5.22	The timer is used as ₄ a serial baud rate generator	517
13.5.23	3 Timer (₁₆ Bits are automatically overloaded)	521

13.5.24	Timer (external counting-extended T3 Interrupt for external falling edge)	524
13.5.25	Timer, clock divider output timer,	526
13.5.26	serial port baud rate generator 3	528
13.5.27	Bits are automatically overlapped) Timer (16)	532
13.5.28	Timer (external counting-extended T4 Interrupt for external falling edge)	535
13.5.29	Timer, clock divider output	537
13.5.30	Do serial timer baud rate generator	539
14	serial communication 4	544
14.1	Serial port related	544
14.2	registers Serial port	545
14.2.1	Serial 1	
14.2.2	port control register (SCON)	545
14.2.3	Serial port data register (1 SBUF)	546
14.2.4	Power management register (PCON)	546
14.2.5	Auxiliary register (AUXR)	546
14.2.6	Serial port mode, mode baud rate calculation formula 1 0 0	547
14.2.7	Serial port mode, mode baud rate calculation formula 1 1 1	549
14.2.8	Serial port baud rate calculation formula Mode, mode 2	551
14.2.9	Serial port mode, mode baud rate calculation formula 1 3 3	552
14.2.10	Automatic address recognition	
14.3	Serial slave address control register (1 SADDR + SADEN)	553
14.3.1	Serial port 2 Serial port control register (S2CON)	554
14.3.2	Serial 2 Data register (S2BUF)	554
14.3.3	Port Serial mode, mode baud rate calculation formula 0	555
14.3.4	Port Serial mode, mode baud rate calculation formula 1	556
14.4	Port	557
14.5	Precautions Sample program	558
14.5.1	Use a timer as a baud rate generator	558
14.5.2	Use a timer (mode) as a baud rate generator 0	561
14.5.3	Use a timer (mode) as a baud rate generator 2	565
14.5.4	Use a timer as a baud rate generator	569
15	comparator, power-down detection, and internal reference signal source 1.19V	574
15.1	Internal structure diagram	574
15.2	of the comparator Comparator-related registers	575
15.2.1	Comparator control registers (1 CMPCR1)	575
15.2.2	Comparator control register (2 CMPCR2)	576
15.3	Example: The use of the program	577
15.3.1	comparator (interrupt mode)	577
15.3.2	The use of the comparator (query mode)	579
15.3.3	The multiplexing application of the comparator (comparator +ADC)	582
15.3.4	The comparator performs external power-down detection (user data should be saved to the comparator in time to detect the operating voltage (battery voltage) during the power-down process).	585
16	IAP/EEPROM/DATA-FLASH	590
16.1	EEPROM Operating time	590

16.2	EEPROM	Related register data	
16.2.1	EEPROM	register (address ... 591 IAP_DATA)	
16.2.2	EEPROM	register (command ... 591 IAP_ADDR)	591
16.2.3	EEPROM	register (trigger ... IAP_CMD)	591
16.2.4	EEPROM	register (control register ... IAP_TRIG)	592
16.2.5	EEPROM	(waiting time ... IAP_CONTR)	592
16.2.6	EEPROM	control register (... IAP_TPS)	592
16.3	EEPROM	size and address)))	593
16.4		Sample program	595
16.4.1	EEPROM	Basic operation	595
16.4.2	use MOVc	read EEPROM	598
16.4.3		Use serial port to send out data EEPROM	602
17	ADC	Analog-to-digital conversion, internal reference signal source	607
17.1	ADC	Related registers	607
17.1.1	ADC	Control register (ADC_CONTR) , PWM trigger ADC control	608
17.1.2	ADC	configuration register (... ADCCFG)	
17.1.3	ADC	conversion result register (... 609 ADC_RES , ADC_RESL)	610
17.1.4	ADC	timing control register	610
17.2	ADC	Related calculation formula	612
17.2.1	ADC	speed calculation formula	612
17.2.2	ADC	conversion result calculation formula	612
17.2.3	Push back	Input voltage calculation formula ADC	612
17.2.4		Pushback working voltage calculation formula	612
17.3	bit 10ADC	Static characteristics	613
17.4		Sample	
17.4.1	program AD614	Basic operation (query method) Basic operation	614
17.4.2	ADC	(interrupt method)	616
17.4.3	ADC	Conversion result ADC	618
17.4.4	and use ADC	Channel measurement of external voltage or battery voltage	
17.4.5	Do	capacitive sensing touch buttons , use button	623
17.4.6	ADC	Scanning application circuit diagrams to detect	636
17.4.7		negative voltages, refer to circuit diagrams ; and commonly	637
17.4.8		used addition circuits are used in the application	638
18	PCA/CCP/PWM	application	
18.1	PCA	Related register control	
18.1.1	PCA	register (mode ... 640 CCON)	641
18.1.2	PCA	register (counter ... CMOD)	641
18.1.3	PCA	register (Module	641 CL , CH)
18.1.4	PCA	mode control register (... CCAPMn)	642
18.1.5	PCA	Module mode capture value, Comparison CAPnL , CCAPnH)	642
18.1.6	PCA	value register (module mode control register (PWM PCA_PWMn)	643
18.2	PCA	Working mode	644
18.2.1		Capture mode	644
18.2.2		Software timer mode	645

18.2.3	High-speed pulse output mode	645
18.2.4	PWM Pulse width modulation mode and frequency calculation formula	646
18.3	use CCP/PCA/PWM Module implementation Reference circuit diagram of the bit DAC	650
18.4	Sample program	651
18.4.1	output PWM (6/7/8/10	651
18.4.2	Capture and measure pulse width	654
18.4.3	PCA Implement bit software timing 16	657
18.4.4	PCA Output high-speed pulse	661
18.4.5	PCA Extended external interrupt	664
19	Synchronous serial peripheral interface SPI	667
19.1	Related register	667
19.1.1	status register (SPSTAT)	667
19.1.2	Control register (SPCTL), SPI Speed control	668
19.1.3	Data register (SPDAT)	668
19.2	Communication method	669
19.2.1	, single master, single	669
19.2.2	slave , mutual master,	670
19.2.3	slave , single master, multi-slave	671
19.3	configuration	
19.4 Data pattern	674
19.5	sample program	
19.5.1	SPI Single master single slave system host program (interrupt mode)	675
19.5.2	SPI Single master single slave system slave program (interrupt	677
19.5.3	SPI mode) single masterSingle slave system host program	679
19.5.4	SPI (query method) Single master single slave system slave	681
19.5.5	SPI program (query method) Mutual master slave system program	683
19.5.6	SPI (interrupt method) Mutual master slave system program	686
20	P C (query method) Bus	
20.1	P C Related registers	690
20.2	P C Host mode	691
20.2.1	I2C configuration register (.....	691 I2CCFG), bus
20.2.2	I2C host control register (I2CMSCR) speed control	692
20.2.3	I2C Host auxiliary control register (.....	694 I2CMSAUX)
20.2.4	I2C host status register (I2CMSST)	694
20.3	P C Slave mode	695
20.3.1	I2C Slave control register (I2CSLCR)	695
20.3.2	I2C Slave status register (I2CSLST)	695
20.3.3	I2C Slave address register (I2CSLADR)	697
20.3.4	I2C Data register (I2CTXD, I2CRXD)	698
20.4	Sample program	
20.4.1	P C Host mode access (interrupt method)	699
20.4.2	P C Host mode access Host (Inquiry method)	705
20.4.3	P C mode access slave	710
20.4.4	P C mode (interrupt mode)	716

20.4.5	Slave mode (query method) P-C	721
20.4.6	Test the host code of the slave mode code P-C	725
21	Bit advanced timer, support quadrature encoder	732
21.1	introduction	735
21.2	Main characteristics	735
21.3	time base unit	736
21.3.1	Read and write bit counter	736
21.3.2	bit 16PWMA_ARR Register write operation	737
21.3.3	Prescaler	737
21.3.4	counting up mode counting	737
21.3.5	down mode	738
21.3.6	Middle alignment mode (up, Count	740
21.3.7	down) Repeat counter	741
21.4	Clock trigger controller	
21.4.1	prescaler clock (742 CK_PSC)	742
21.4.2	Internal clock source (MASTER)	742
21.4.3	External clock source mode	743
21.4.4	, external clock source mode	743
21.4.5	, trigger synchronization	744
21.4.6	and PWM sync	746
21.5	Capture comparison channel	749
21.5.1	bit 16PWMA_CCRi Register writing process	750
21.5.2	Input module input	750
21.5.3	capture mode	751
21.5.4	Output module forced	752
21.5.5	output mode Output	753
21.5.6	comparison mode	753
21.5.7	PWM Mode uses	754
21.5.8	the brake function (PWMFLT) Clear when	759
21.5.9	an external event occurs OCiREF signal	760
21.5.10	Encoder interface mode	761
21.6	interrupt	763
21.7	PWMA/PWMB Register description	764
21.7.1	Output enable register (PWMx_ENO)	764
21.7.2	Output additional enable register (PWMx_OAUX)	765
21.7.3	Control register (PWMx_CR1)	766
21.7.4	Control register (trigger) and real-time trigger register	767
21.7.5	from outside the mode control	769
21.7.6	register interrupt enable register (PWMx_ETR)	771
21.7.7	(PWMx_IER)	772
21.7.8	Status register Status (PWMx_SR1)	772
21.7.9	register Event (PWMx_SR2)	773
21.7.10	generation register (PWMx_EGR)	
21.7.11	Capture Comparison mode register (PWMx_CCMRI)	774

21.7.12	capture, Comparison mode register (PWMx_CCMR2)	778
21.7.13	capture, Comparison mode register (PWMx_CCMR3)	779
21.7.14	capture, Comparison mode register (PWMx_CCMR4)	780
21.7.15	capture, Compare the enable register (PWMx_CCER1)	782
21.7.16	capture, Compare the enable register (PWMx_CCER2)	783
21.7.17	Counter high bit (PWMx_CNTRH)	784
21.7.18	The counter is low (PWMx_CNTRL)	784
21.7.19	Prescaler high bit (PWMx_PSCRH), output frequency calculation formula	784
21.7.20	Prescaler low bit (PWMx_PSCRL)	
21.7.21	Automatically reload the register high bit (PWMx_ARRH)	785
21.7.22	Automatically reload the low register bit (PWMx_ARRL)	785
21.7.23	Repeat counter register (PWMx_RCR)	785
	Capture	
	Bit (PWMx_CCR1H)	
	comparison register (PWMx_CCR1L)	
21.7.24	Low position (PWMx_CCR1L)	785
	High position (PWMx_CCR2H)	
21.7.25	Capture comparison register (PWMx_CCR2H)	786
	Low position (PWMx_CCR2L)	
21.7.26	Capture comparison register (PWMx_CCR2L)	786
	High position (PWMx_CCR3H)	
21.7.27	Capture comparison register (PWMx_CCR3H)	786
	bits (PWMx_CCR3L)	
21.7.28	Capture comparison register bits (PWMx_CCR3L)	786
21.7.29	Capture comparison register (PWMx_CCR4H)	786
21.7.30	Capture comparison register (PWMx_CCR4L)	787
21.7.31	Capture comparison register	787
21.7.32	Brake register (PWMx_BKR)	788
21.7.33	dead zone register (output idle status register (PWMx_DTR)	789
21.8	Low position (PWMx_BKR) High position (PWMx_DTR) Low position (PWMx_DTR)	790
21.8.1	sample and hold DC motor With (HALL)	790
21.8.2	brushless DC motor drive (none BLDC HALL)	801
21.8.3	Quadrature encoder mode Single	811
21.8.4	pulse mode (trigger control pulse	813
21.8.5	output) gated mode (input level	815
21.8.6	enable counter) external clock mode	817
21.8.7	Input capture mode to measure pulse period (capture rising edge to rising edge or falling	819
21.8.8	edge to falling edge) Input capture mode to measure pulse high-level width (capture rising	821
21.8.9	edge to falling edge) Input capture mode to measure pulse low-level width (capture falling edge to	822
21.8.10	rising edge) Input capture mode to measure pulse simultaneously Cycle and duty cycle	823
21.8.11	with dead zone control Complementary output of the system PWM	824
21.8.12 PWM	The port does external interrupts (falling edge interrupts or rising	826
21.8.13	edge interrupts) to output waveforms of any period and any duty cycle	827
21.8.14	Use , use, CENPWM The implementation of the start PWM ADC	828
21.8.15	PWM use Reference circuit diagram of	830
21.8.16	PWM use -up realizes the complementary position DAC SPWM	830
22	Enhanced dual data pointer (16)	835
22.1	Related special function registers	835
22.1.1	Group 1 Group data pointer register (DPTR0)	835
22.1.2	1 2 16 Bit data pointer register (DPTR1)	835

22.1.3	Data pointer control register (DPS)	836
22.1.4	Data pointer control register (TA)	837
22.2	Sample program	838
22.2.1	sample 1	838
22.2.2	code sample code	839
23	hardware 16 Bit multiplication and division method	841 MDU16
23.1	Related special function registers	
23.1.1	Operand data register (MD0 ~ MD3)	842
23.1.2	operationNumber of data registers (MD4 ~ MD5)	842
23.1.3	Mode control register (ARCON), the number of clocks	843
23.1.4	Operation control register (required for the operation OPCON)	843
23.2	sample program compiler	844
Appendix	(assembler))Emulator usage guide How to make	846
Appendix	the traditional MCU learning board simulable	851
Appendix	STC-USB Driver installation instructions	853
Appendix	USB download step demonstration	916
Appendix	RS485 Automatic control port control circuit diagram	920
Appendix	STC tool instruction manual	921
F. 1	overview	
F. 2	System program description	921
F. 3	USB Type online, Offline download tool	922
F. 3.1	install U8W/U8W-Mini driver	924
F. 3.2	U8W Introduction to the function of	927
F. 3.3	U8W Offline download instructions for online download instructions	928
F. 3.4	U8W for offline download instructions for use	931
F. 3.5	U8W-Mini Introduction to the function of	939
F. 3.6	U8W-Mini Offline download instructions for online download instructions	940
F. 3.7	U8W-Mini for offline download instructions for use	941
F. 3.8	Production update U8W/U8W-Mini	947
F. 3.9	U8W/U8W-Mini Set the reference circuit for the pass-through	949
F. 3.10	U8W/U8W-Mini mode (which can be used for simulation) to the serial	949
F. 4	Universal USB port tool to the serial port tool, the appearance	951
F. 4.1	Universal USB diagram to the serial port tool, the layout diagram	951
F. 4.2	Universal USB to the serial port tool, the driver installation	952
F. 4.3	Universal USB	953
F. 4.4	Use Universal USB To serial port tool, download the program	954
F. 4.5	use universal USB to the serial port tool, simulate the user code	956
F. 5	Application	
F. 5.1	circuit diagram U8W application reference circuit diagram	963
F. 5.2	STC Refer to the circuit diagram for the application of the serial port tool for general use	963
Appendix	U8W Download part of the circuit diagram in the tool	965
Appendix	Automatically start after receiving the user command when powering the user program	966
Appendix	A series of microcontrollers developed for your own use	968
Appendix	IAP The user program is reset to the system when power-up (single stop power-up)	980

Appendix	For the use of Series of microcontrollers Download sample program.....	986
Appendix	Use a third-party application to call Release the project program to carry out the microcontroller.....	994
Appendix	The method of establishing a multi-file project in a series of orthogonal decoding.....	998
Appendix	Examples (provided by Chengdu Yifei Technology) regarding the large interrupt number Yu in Keil.....	1002
Appendix	Keil Electrical characteristics Handling of compilation errors in.....	1006
Appendix	Absolute maximum rating.....	1015
P. 1		
P. 2	DC characteristics (.....)	1015
P. 3	DC characteristics (.....)	1016
P. 4		
P. 5	Port drive capability (corresponding to the voltage current I/O I/O).....	1019
P. 6	Internal temperature drift characteristics (reference temperature $T_{RC} 25^{\circ}C$).....	1019
	Low voltage reset threshold voltage (test temperature $25^{\circ}C$).....	1019
Appendix	Application precautions Precautions.....	1021
Q. 1	regarding mouth.....	1021
	Welding method of packaged components.....	1022
Appendix	About whether to bake before reflow soldering.....	1025
	, how to use a multimeter to detect whether the chip port is good or bad.....	1026
Appendix	Mass production, how to eliminate the need for special burning personnel, how.....	1027
	to eliminate the burning link on the description of the problems in the software.....	1028
Appendix	How to use the download software to make and edit files.....	1029
X	Can the MCU provide bare core?.....	1030
Appendix	Replaced by a series of microcontrollers Series of precautions.....	1031
Z	Update record.....	1034

1 Basic overview of single chip microcomputer

--For users without microcomputer principles, please start learning from

this chapter. The main contents of this chapter are: ① the basic knowledge of arithmetic operations in digital equipment--
Number system and coding; ② new, some

commonly used logical operations and their graphic symbols in digital circuits. They are the basis for learning the MCU course. For users and do not have the foundation of microcomputer principles, please start learning from this chapter.

1.1 Number system and coding

The number system is a scientific method by which people use symbols to count.

There are many kinds of number systems, and the commonly used number systems are: binary, decimal and hexadecimal.

The carry counting system divides the number into different digits, accumulates them bit by bit, and then adds them to a certain number the same time. The carry counting system has three elements: digital symbols, carry laws, and counting cardinality. The following table is a

Commonly used number system	Representative symbol	Digital symbols	The law of the binary counting cardinality
Binary	B	0, 1	system is one in two, 2
decimal	D	0, 1, 2, 3, 4, 5, 6, 7, 8, 9	one in ten, one in ten 10
hexadecimal	H	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F	Every sixteen in one 16

Decimal is generally used for counting in our daily lives. Binary is used in computers because binary has the advantages of simple operation, easy to implement and reliable, which provides a favorable way for logic design and saves equipment. In order to distinguish it from other binary numbers, the writing of binary numbers is usually marked with 'B' at the bottom right of the number, or followed by two possible digits,

The counting base is. The addition and multiplication operations of binary numbers are as follows:

$$\begin{array}{l}
 + \quad 0 = 0 \qquad \qquad \qquad + \qquad \qquad \qquad + \quad 1 = 10 \\
 00 \times 0 = 0 \qquad \qquad \qquad 00 \times 1 = 10 = 11 \times 0 = 0 \qquad \qquad \qquad 11 \times 1 = 1
 \end{array}$$

Because binary numbers are in use, the median is too long it is not easy to remember. In order to facilitate description, hexadecimal is commonly used as an abbreviation for binary. Hexadecimal is usually represented with a trailing flag or a subscript to show the difference. H 16

1.1.1 Number system conversion

Now let's introduce the conversion between these

commonly used number systems. One: Binary to decimal conversion -

Method: Weight the binary number (As follows), expand, and then add the values of each item to the decimal number to get the corresponding equivalent decimal number.

For example: $N = (1101.101)_2$, then $N = ?$ What is the corresponding decimal number?

$$\text{Expand by right} \quad 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 + 1 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3} = 8 + 4 + 0 + 1 + 0.5 + 0 + 0.125 = 13.625 \text{ D}$$

Two: Decimal - Binary conversion

Method: It is divided into two parts, namely the integer part and the

① Integer part conversion (Cardinality division) :

- * Divide the number we want to convert by the base of the binary (The binary cardinality) as the lowest bit of binary;
- * to divide the quotient obtained last time by the binary cardinality as the second lowest bit of binary ;
- * Continue to the previous step Until the last quotient is zero. The remainder at this time is the highest bit of binary.

② conversion of fractional parts (Cardinality multiplication) :

Multiply the decimal part of the number to be converted by the base of the binary, the resulting binary part is a binary decimal
The highest position of the part ;

- * Multiply the decimal part obtained in the previous step by the binary cardinality as the second-highest part of the binary decimal part
- * Continue to the previous step until the decimal part becomes zero. Or it is possible to meet the predetermined requirements.

STC MCU

For example: will $(213.8125)_{10}$ Conversion to a binary number can be carried out as follows :

First integer part :

2	213	remainder = 1 = k_0
2	106	remainder = 0 = k_1
2	53	remainder = 1 = k_2
2	26	remainder = 0 = k_3
2	13	remainder = 1 = k_4
2	6	remainder = 0 = k_5
2	3	remainder = 1 = k_6
2	1	remainder = 1 = k_7
	0	

So the integer part $(213)_{10} = (11010101)_2$

Regenerate the decimal part :

	0.8125	
×	2	
	1.6250	Integer part = 1 = k_1
	0.6250	
×	2	
	1.2500	Integer part = 1 = k_2
	0.2500	
×	2	
	0.5000	Integer part = 0 = k_3
	0.5000	
×	2	
	1.0000	Integer part = 1 = k_4

So the decimal part $(0.8125)_{10} = (0.1101)_2$

In summary, decimal numbers $213.8125 = (11010101.1101)_2 = (11010101.1101)_B$

Three: Binary - Hexadecimal conversion

Method: Satisfy between binary and hexadecimal relationship, so put the binary to be converted from the low to the high, high When the bit is insufficient, add "in front of the valid bit" 0, then convert each set of binary numbers into hexadecimal.

For example, the

Convert to hexadecimal number : (010111011110.10110010)B

$$(0101\ 1101\ 1110.\ 1011\ 0010)B$$

$$= (5\ D\ E\ B\ 2)H$$

so, (010111011110.10110010)B=(5DE.B2)H

Four: Hexadecimal Binary conversion

Method: Hexadecimal conversion When it is binary, reverse the process of converting binary to hexadecimal above, that is, when converting, you only need to replace each bit of hexadecimal with the equivalent bit of binary.

For example: will (C1B. C6) Convert H to binary number :

$$(C1B.C6)H = (1100\ 0001\ 1011\ 1100\ 0110)B$$

so, (C1B.C6)H=(110000011011.11000110)B

Five: Hexadecimal Decimal conversion

Method: Weight the hexadecimal number (As follows), Expand, and then add the values of each item to the decimal number to get the corresponding equivalent decimal number.

For example: Then N=(2A.7F)H? N What is the corresponding decimal number?

expand by right N=2×16+10×16+7×16+15×16⁰=32+10+0.4375+0.05859375²=(42.49609375)D

so, (2A.7F)H=(42.49609375)D

Six: Decimal - Hexadecimal conversion

Method: When converting a decimal number to a hexadecimal number, you can first convert a decimal number to a binary number, and then convert the resulting binary number to an equivalent hexadecimal number.

1.1.2 Original code, reverse code and complement code

In life The number is plus or minus How do you represent the positive and negative symbols of numbers in a computer?

When expressing a number in life, it is generally to add a positive number in front of it. "+", add one in front of the negative number" ", But the computer does not

recognize these, usually adding a sign bit in front of the binary number. The symbol bit is "0" Means "+", the symbol bit is "1" to indicate "-". This form of binary number is called Is its complement.

the original code. If the original code is positive, the inverse code and complement code of the original code are the same as the original code number, the original code is reversed bitwise except for the symbol bits. The resulting new binary number is called the inverse code of the original

The summary of the three forms of original code, inverse code, and complement code is shown in the following table :

	True value	Original code	Reverse code	complement

Positive	+N	0N	0N	0N
negative	-N	1N	(2 ⁿ⁻¹)+N	2 ⁿ +N

Example 1: Find the +18 and -18 eight-digit original code, inverse code, and complement forms.

True value	Original code	Reverse code	Complement
+18-18	00010010 10010010	00010010 11101101	00010010 11101110

1.1.3 Common encoding

Specifying a certain set of binary numbers to represent a specified information is called encoding. One: Decimal encoding

Decimal numbers represented by binary codes are called decimal encodings. It has the form of binary and the characteristics of decimal inter-representation of the connection between people and the number system. There are many kinds of decimal encodings, the most common

Below we use a table to list several common decimal encodings.

Encoding type Decimal number	8421 code (BCD code)	Remaining 3 yards	2421 yards	5211 yards	7321 yards
0	0000	0011	0000	0000	0000
1	0001	0100	0001	0001	0001
2	0010	0101	0010	0100	0010
3	0011	0110	0011	0101	0011
4	0100	0111	0100	0111	0101
5	0101	1000	1011	1000	0110
6	0110	1001	1100	1001	0111
7	0111	1010	1101	1100	1000
8	1000	1011	1110	1101	1001
9	1001	1100	1111	1111	1010
right	8421		2421	5211	7321

Decimal encodings are divided into authorized and unauthorized encodings. A binary code means that each decimal digit is represented by binary codes, and each bit of the binary code has a fixed weight. Unencoded code means that there is no fixed weight for each bit in the binary code. The codes are all coded with the right is not authorized to be encoded.

BCD Code

is two parity check code, access, operation and transmission, errors will inevitably occur. "Wrong" "Or put" "Wrong" "

Parity check code is a kind of code that can check for this kind of error. It is divided into two parts; information bits and parity bits. There are there are even numbers" "It is called even check.

1.2 Several commonly used logical operations and their graphic symbols

The operations commonly used in logical algebra are: and (AND-NOR), XOR (EXCLUSIVE OR), The three most basic operations in the same or operation. (NOT), and non- (AND), or (OR), non- (NOR), With or without (NAND), etc. Which is related to or non- (AND), or (OR), non- (NOT)

One: And operation and gate and operation: The event only occurs when all the conditions that determine the result of the event are met at the same

And logic variables and calculating, it can be written as : $Y=A'$

Truth table		
A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

And gate: A unit circuit that implements logic operations. Graphic symbols with doors :



Two: Or operation and or door

Or operation: As long as any of the conditions that determine the result of the event are met, the event will occur. Logical variables and/or operations can be written as : $Y=A+B$

Truth table		
A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

Or gate: A unit circuit that implements or performs logic operations. Or door graphic symbol :



Three: Non-arithmetic and non-gate

Non-operation: When the conditions are met, the event will not occur; when the conditions are not met, the event will only occur. When a logical variable performs a non-operation, it can be written as : $Y=A'$

Truth table	
A	Y
0	1
1	0

Non-gate: A unit circuit that implements non-logical operations. Non-gate graphic symbols: Four: and non-Arithmetic and non-graphic symbols



Sum-non-operation: First perform the sum operation, then invert the result, and the final result is the sum-non-operation result. The sum of logical variables and non-operations can be written as : $Y=(A+B)'$

Truth table		
A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

With non-graphic symbols :




Five: Or non-arithmetic and or non-graphic symbols

Or non-operation: Perform the or operation first, then invert the result, and the final result is the or non-operation result. Logical variables and when performing or non-operations can be written as : $Y=(A+B)'$

Truth table		
-------------	--	--

B	A		Y
0	0		1
0	1		0
1	0		0
1	1		0


Or non-graphic symbols: 

Six: and or non-operation and and or non-graphic symbols

and or non-operation: There are in and or non-logical operations. A logical variable, Hypothesis. For a group, and As a group, D. They are all related to each other, as long as, BA. Any group is at the same time, Y. That is, only Yes, when each set of inputs is not all, the output, That's it. output

Logical variables. When performing or non-operation, it can be written as: $Y = (A \cdot B)'$


Truth table				
A	B	C	D	Y
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

With or without graphic symbols: 

Seven: XOR operation and XOR graphic symbol

Xor operation: When, for; and when, for. Logical variables and B. Make a difference. At the same time, the output BA. At the same time, the output Y. or operation can be written as: $Y = A \oplus B = (A' \cdot B) + (A \cdot B')$

Truth table		
B	A	Y
0	0	0
0	1	1
1	0	1
1	1	0

XOR graphic symbol: 

Eight: The same or operation and the same or

graphic symbol the same or operation: when, for; and when, When the same, output for. Logical variables and B. Proceed with the same. Different times, output Y for;

Or can be written as : $Y = A \oplus B = (A' \cdot B) + (A \cdot B')$

Truth table		
B	A	Y
0	0	1
1	0	0
0	1	0
1	1	1

The same or graphic symbol :



STC MCU

1.3 STC12H MCU performance overview

The series of microcontrollers are microcontrollers that do not require an external crystal oscillator and an external reset. The series of microcontrollers is better than the traditional 8051 single chip microcomputer, at the same operating frequency, the execution speed is about 10 times. The series of microcontrollers use a single clock machine by single-chip microcomputer is a wide voltage range, execute the complete instructions in sequence. A clock. The series of microcontrollers use a single clock machine by single-chip microcomputer is a wide voltage range, execute the complete instructions in sequence. A clock. The series of microcontrollers use a single clock machine by single-chip microcomputer is a wide voltage range, execute the complete instructions in sequence. A clock.

Highly reliable, Low power consumption, Strong antistatic, A new generation Single-chip microcontroller, super encrypted. The instruction code is fully compatible.

Internal integrated high precision clock at room temperature, Clock at room temperature, Wide range can be set (Note: The temperature range is At°C, the highest frequency must be controlled below 35MHz), can completely eliminate the expensive external crystal oscillator and external reset circuit.

Reliable reset circuit, Stage reset threshold voltage is optional, When programming, ISP, Stage reset threshold voltage is optional.

Inside, An optional clock source: internal high precision crystal oscillator or external clock signal. The user can freely select the clock source in the code, and the clock source can be adjusted up or down appropriately. The points of the clock source can be adjusted up or down appropriately. The points of the clock source can be adjusted up or down appropriately. The points of the clock source can be adjusted up or down appropriately.

Provides two low-power modes: Mode and STOP mode. In mode, Stop giving CPU Provide clock, No clock, CPU Stop executing instructions, but all peripherals are still in the working state. At this time, the operating frequency is 1.3MHz. STOP mode, which is the master clock stop mode, which is the traditional power-down mode. Power initial mode/Starts low mode, All stop working, and the power consumption can be reduced to 3.3V.

Power-down mode can be used, INT0(P3.2) INT1(P3.3) INT2(P0.2) INT3(P0.3) INT4(P3.0) T0(P3.4) T1(P3.5) T2(P1.2) T3(P0.0) T4(P0.2) RXD(P3.0/P3.5/P1.6) I2C_SDA(P1.6/P2.4/P3.3) RXD2(P1.0/P5.6) SPI_SS(P1.4/P2.2/P3.5) CCP0(P3.7) CCP1(P3.5) CCP2(P2.0) I/O and comparison. The device is interrupted, the low voltage detection is interrupted, and the power-down wake-up timer is awakened.

It provides a wealth of digital peripherals (serial port, timer, comparator) Interface and analog peripherals (ultra-high speed ADC to meet the design needs of the majority of users. SPI

The series of microcontrollers integrates an enhanced dual data pointer inside. Through program control, the data pointer can be reduced function and the automatic switching function of the two sets of data pointers.

1.4 STC12H Single chip microcomputer product line

Product line	I/O	UART	Timer	ADC	Advanced PWM	PCA CCP PWM	CMP	SPI	I2C	MDU16	I/O interrupt
STC12H1K08 series	30	2 (U1,U2)	5 (T0,T1,T2,T3,T4)	15 _{CH} *10 _B	•	•	•	•	•	•	•

2 STC12H Series selection introduction, characteristics, price, pin diagram

2.1 STC12H1K08-36I-LQFP32/TSSOP20/SOP20/SOP16 series

2.1.1 Features and prices

Selection price (no external crystal oscillator required, no external reset required)

Model	Flash (KB)	RAM (KB)	Serial port	Timer	Comparator	Watchdog	Frequency tracking	Package	Price
STC12H1K08	8K	256	1K	16	1	1	Yes	TSSOP 20	...
STC12H1K16	16K	256	1K	16	1	1	Yes	TSSOP 20	...
STC12H1K24	24K	256	1K	16	1	1	Yes	TSSOP 20	...
STC12H1K28	28K	256	1K	16	1	1	Yes	TSSOP 20	...

kernel

Core (ultra-high speed)

The instruction code is fully compatible with traditional

Interrupt source , 4
Interrupt priority 26

Support online

simulation of operating

voltage 1.9V ~ 5.5V

Operating temperature

-40 °C ~ 85 °C

(For over-temperature range applications, please refer to the Electrical characteristics section for instructions)

Maximum

Flash memory bytes ^{33K} FLASH), used to store user code program memory (ROM)

Support user configuration Byte single page erasure, the number of bits is unlimited

Support in-system programming ^{5k2} (ISP) Update user applications without a dedicated programmer

Support single-chip simulation, no special emulator is required, and the number of theoretical breakpoints is unlimited

SRAM

128 Direct access inside bytes (DATA)

128 Indirect access inside bytes (IDATA)

1024 Byte internal extended (Internal XDATA)

clock control

Internal high-precision, high-stable high-speed (Can be adjusted up and down when programming)



Scan the code to WeChat small mall

Error (°C) Temperature drift (full temperature range ,
 (At room temperature $-40^{\circ}\text{C} \sim 85^{\circ}\text{C}$)
 0.3%
 $-1.35\% \sim +1.30\%$ 65°C)
Internal and external crystal oscillator (
 (For low power consumption, temperature compensation and voltage compensation circuits are omitted, and the error is large)
Users are free to choose the above 33MHz and external clock sources

(Chip power-on operation process: power-on reset, Reset foot reset Watchdog reset, When the low-voltage detection The system program defaults to execute the general code, and the internal high-speed is fixed at this time. Clock, when you need to download the user program and reset to the user program area after the download. When you want to download and reset directly to the user program area, the default is to use the high speed adjusted when the user downloaded last time. Clock, if the user program needs to be used, the user software needs to start the corresponding clock first, and then pass Set the register to switch) CLKSEL

reset

Hardware reset

Reset on power-up, the measured voltage value is when the low voltage reset function is not enabled on the chip)

The power-on reset voltage is a voltage range composed of an upper limit voltage and a lower limit voltage. When the falling operating voltage is reset from the lower limit threshold voltage of the power-on reset, the chip is in a reset state; when the voltage is reset from the lower limit threshold voltage to the upper limit threshold voltage of the power-on reset, the chip release reset state.

Reset pin reset, the default is port at the factory , ISP When downloading, you can send P5.4 I/O P5.4
When the pin is a reset pin, the reset level is low) The pin is set to the reset pin (Note: When setting

Watchdog overflow reset

Level low voltage detection voltage: low 2.4V (Measured as 2.4V)
 2.7V (Measured as 2.7V)
 3.0V (Measured as 3.0V)
 3.13V (Measured as 3.13V)
 2.90V (Measured as 2.90V)
Each stage of the low-voltage detection voltage is a voltage range composed of an upper limit voltage and a lower limit voltage. When the operating voltage drops from the lower limit to the lower threshold voltage of the low-voltage detection, the low-voltage detection takes effect. When the voltage rises to the upper limit threshold voltage of low voltage detection, the low voltage detection takes effect.

Software reset

Software mode writes reset trigger register

interrupt

(Support rising and falling edge interrupts), (Support rising and falling edge interrupts)(Only support

Interrupt source : INT0 provide 26 (Only supports falling edge interrupts), timer, timer, timer 1

Falling edge interrupt), (Only falling edge interrupts are supported), timer, timer, timer, serial port, serial port, serial port, ADC2

3 1 PWM2 PCA/CCP/PWM EXP0 EXP1 EXP2 LVD Low voltage detection, SPI I2C Comparator, PWM1 EXP5EXP3 EXP4

Provide-level interrupt priority

Interrupt that can wake up in clock stop mode :
INT0(P3.2) INT1(P3.3) INT2(P0.2) INT3(P0.3) INT4(P3.0) T0(P3.4)
T1(P3.5) T2(P1.2) T3(P0.0) T4(P0.2) RXD(P3.0/P3.5/P1.6) RXD2(P1.0/P5.6) CCP0(P3.7) CCP1(P3.5)

CCP2(P2.4) CCP2(P2.4) I2C_SDA(P1.6/P2.4/P3.3) As well as comparator interrupt, low voltage detection interrupt, power-down wake-up

Wake up.

Digital peripherals

5 **Bit timer:** timer, timer, timer, timer, timer, among which the timer 1 2 3 4 a 16 0 The pattern of Has NMI

(Non-maskable interrupt) function, the timer is in bit automatic overload mode 0 1 And timer mode 0

2 16 **A high-speed serial port:** serial port, serial port, baud rate clock source can be as fast as 2 FOSC/4

8 **PWM** , Can realize the control signal with dead zone, and supports the external anomaly detection function, in addition to supporting 2 external interrupts, 8 External capture and measurement of pulse width and other functions

SPI : Support host mode and slave mode, as well as host Automatic switching from slave to machine

:Support host mode and slave mode P C

Bit multiplication and division method (support M Divided by bits 6 bit, 16 Bit multiplication Bits, data shifts, and data Hardware standardization and other operations 16)

Interrupt mode: high-level interrupt, low-level interrupt, rising edge interrupt, falling edge interrupt. After testing, it is found that there is a problem, please

Analog peripherals

Ultra-high speed ADC, support Bit high Channel (channel ~ channel) Analog-to-digital conversion, 500K (Every second precision conversion 10 15) Used The fastest speed can be achieved

ADC The channel 15 to test the interior 1.19V Reference signal source (when the chip is shipped, the internal reference signal source has been adjusted to

Comparator, a set of comparators (The positive end of the ports can be selected Input port, so the comparator can be used as a multiplexer

Comparator for time-sharing multiplexing)

DAC: 8 Lu Senior PWM The timer can be used as the read PCA/CCP/PWM 4 Can be used as a read

GPIO

Up to one 30 GPIO P0.3~ P1.0~ P1.7~ P2.0~ P2.7~ P3.0~ P3.5~ P3.7~ P5.4~ P5.6~ P5.7

All of GPIO Three modes: quasi-two-way port mode, strong push-pull output mode, open-drain mode, high-impedance input mode

In addition to and in addition, the state of other ports after power-on is a high impedance input state, and the user must first set it, when using the port


mode. In addition each Can be independently enabled internally

package

LQFP32 (Spot), QFN32, SOP28, SKDIP28, TSSOP20, SOP20, DIP20, SOP16, DIP16



2.1.2 Pin diagram, minimum system (QFP32/QFN32)



Looking at the small dot at the bottom left of the chip screen printing, the first foot is looking at the bottom line of the chip screen printing, and the last letter is the chip version number.

It is recommended to add a power decoupling capacitor nearby between Vcc and Gnd, can remove power cord noise and improve anti-interference ability.

ISP Download steps :

1, According to the connection [STC-USB Link1D](#) Connect to the target chip

method shown in the figure with the download software, "Program" button

Download (Note: if you use [STC-USB Link1D](#) start Power supply to the target system, the total current of the target system is not

200mA, Otherwise it will cause the download to fail.

about I/O Precautions :

1、 P3.0 The state of the port after power-up is weak pull-up, Quasi-two-way port mode

2、 In addition to and The state of the port after power-on is a high-impedance input state, and the user is using it.

P3.0

Except that it must be set before the mouth, all the rest Mouth mode this is a I/O Mouth can't

It is low at the same time, otherwise it will cause the user code cannot be run in download

3 If you don't need to use the download when the chip is powered. The port will switch from the high impedance input state in a short

4 When the chip is powered on, if and P3.0

To two-way port mode P3.2 **To determine whether you need to enter the external state of the pin**
when used for reading **when used as a reset pin, the internal one of this port pull-up resistor will always be turned on, but**
When speaking, based on this IC4301 **The port and the reset pin share the special considerations of the pin, the internal**
The door will still open approximately 6.5 **milliseconds, and then automatically turn off (When the user's circuit design needs to be routed**
When driving an external circuit, be sure to consider 6.6 **that there will be at the moment of power-up.)**




2.1.3

use STC-USB Link1D

correct STC12H


Series for serial port simulation, Serial commun



2.1.4

use USB Turn to dual serial port tool pair


departmentColumn for serial port simulation, Serial




2.1.5

Use universal USB Turn to dual serial port chip pair

Series for serial port simulation, Serial comm



2.1.6 Pin diagram, minimum system (OP28/SKDIP28)



STC-USB Link1D tool: support automatic power failure-online download on power-up /offline download/simulation

Looking at the small dot at the bottom left of the chip screen printing, the first foot is looking at the bottom line of the chip screen printing, and the last letter is the chip version number. It is recommended in the download software to add power decoupling capacitors nearby.

, Can remove power cord noise and improve anti-interference ability

ISP Download steps :

1, According to the connection method shown in the figure, connect the STC-USB Link1D to the target chip. Click the "Download" button in the download software.

3, start Download (Note: if you use the STC-USB Link1D to supply power to the target system, the total current of the target system cannot exceed 200mA). Otherwise it will cause the download to fail.

about I/O Precautions :

1、 P3.0 The state of the port after power-up is weak pull-up, Quasi-two-way port mode

2、 In addition to P3.0 and P3.1, the state of the port after power-on is a high-impedance input state, and the user is using it.

P3.0 Except that it must be set before the mouth, all the rest of the P3.1 IO Mouth mode. Mouth can't

、 It is low at the same time, otherwise it will not be able to run user code in download mode.

3 If you don't need to use the download when the chip is powered on, the port will switch from the high impedance input state in a short time.


4 When the chip is powered on, if and P3.0, P3.1 To determine whether you need to enter the external IO state. When used as a reset pin, the internal one of this port pull-up resistor will always be turned on, but

When speaking, based on this IO reason, the port and the reset pin share the special considerations of the pin, the internal

The door will still open approximately 6.5 milliseconds, and then automatically turn off (When the user's circuit design needs to be considered)

When driving an external circuit, be sure to consider that there will be a high level at the moment of power-up.

2.1.7 Pin diagram, minimum system (SSOP20/SOP20/DIP20)



Looking at the small dot at the bottom left of the chip screen printing, the first foot is looking at the bottom line of the chip screen printing, and the last letter is the chip version number. It is recommended in V_{cc}/AV_{cc} and $0.1\mu F$, Add power decoupling capacitors nearby, Can remove power cord noise and improve anti-interference ability


ISP Download steps :

- 1, According to the connection method shown in the figure will start download (Note: if you use 200mA, Otherwise it will cause the download to fail.

about I/O Precautions :

- 1、 P3.0 The state of the port after power-up is weak pull-up, Quasi-two-way port mode
- 2、 In addition to P3.1 and P3.0, The state of the port after power-on is a high-impedance input state, and the user is using it. Except that it must be set before the mouth, all the rest P3.1 IO Mouth mode IO this 3 a I/O Mouth can't
- 3、 It is low at the same time, otherwise it will enter the code cannot be run in download
- 4、 If you don't need to use the download mode and the chip is powered on, the pin will switch from the high impedance input state in a short time to the only port mode on, if and P3.0 To determine whether you need to enter the external state of the pin, the internal pull-up resistor will always be turned on, but when used as a reset pin, the internal one of this pin pull-up resistor will always be turned on, but when speaking, based on this pin and the reset pin share the special considerations of the pin, the internal pull-up resistor will be turned on, but when used as a reset pin, the internal one of this pin pull-up resistor will always be turned on, but when driving an external circuit, be sure to consider that there will be at the moment of power-up.

2.1.8 Pin diagram, minimum system (SOP16/DIP16)



Remarks : STC12H1K08 Series of SOP16 Package form , P3.2/P3.3 Inside the chip is 2 An independent But the package is straight Connect the shorted together to make it easy for everyone to choose.

Looking at the small dot at the bottom left of the chip screen printing, the first foot is looking at the bottom line of the chip screen printing, and the last letter is the chip version number.

It is recommended to add a power decoupling capacitor nearby between Vcc and Gnd, can remove power cord noise and improve anti-interference ability

ISP Download steps :

1, According to the connection method shown in the figure, click the download software "Program" button

Download (Note: if you use 200mA, start To supply power to the target system, the total current of the target system cannot exceed 200mA, otherwise it will cause the download to fail.

about I/O Precautions :

1. P3.0 The state of the port after power-up is weak pull-up, Quasi-two-way port mode
2. In addition to P3.1 and P3.2, The state of the port after power-on is a high-impedance input state, and the user is using it.

P3.0

Except that it must be set before the mouth, all the rest Mouth mode this a I/O Mouth can't

It is low at the same time, otherwise it will enter code cannot be run in download

If you don't need to use the download mode and the chip is powered, the port will switch from the high impedance input state in a short

When two-way is powered on, if and To determine whether you need to enter the external state of the outside

for reading when used as a reset pin, the internal one of this port pull-up resistor will always be turned on, but

When speaking, based on this The port and the reset pin share the special considerations of the pin, the internal

The door will still open approximately milliseconds, and then automatically turn off (When the user's circuit design needs to be used

When driving an external circuit, be sure to consider that there will be at the moment of power-up.

2.1.9 Pin description

number				name	type	description
LQFP32	SOP28	TSSOP20	SOP16			
QFN32	SKDIP28	SOP20				
1	5	3	3	P3.1	I/O	standard IO The sending
				TxD	O	serial port foot of the mouth
2				P0.0	I/O	standard IO mouth
				T3	I	Timer External clock input 3
				PWM5_3	I/O	Capture input and pulse output PWM5
				CMP-	I	Comparator negative input
3	6	4	4	P5.6	I/O	mouth
				RxD2_2	I	IO Standard
				XTALO	O	string
				MCLKO_2	O	Receiving foot of the mouth 2 The output pin of the external crystal oscillator
4	7	5	5	P5.7	I/O	mouth The master clock divider output
				TxD2_2	O	IO 2 The sending pin of the
				XTALI	I	External crystal oscillator Input pin of external clock standard serial port
5	8	6	6	P3.2	I/O	standard IO mouth
				INT0	I	External interrupt
				SCLK_4	I/O	The clock foot SPI
				SCL_4	I/O	I2C
6				P0.1	I/O	standard IO mouth The clock line
				PWM6_3	I/O	PWM6 Capture input and pulse output
				CMP+	I	Comparator positive input
7	9	7	6	P3.3	I/O	standard IO mouth
				INT1	I	External interrupt
				MISO_4	I/O	Host input slave output SPI
				SDA_4	I/O	I2C
8	10	8	7	P3.4	I/O	Standard data cable
				T0	I	Timer External clock input , clock
				T1CLKO	O	Timer divider output
				MOSI_4	I/O	SPI 10
				PWMET1	I	PWM Host output slave input External trigger input pin
				PWMETI2	I	PWM External pulse input of
				ECI	I	PCA external trigger input pin

number				name	type	description
LQFP32	SOP28	TSSOP20	SOP16			
QFN32	SKDIP28	SOP20				
9	11	9		P3.5	I/O	standard IO mouth
				T1	I	Timer external
				T0CLKO	O	clock input timer
				RxD_2	I	The receiving foot clock divider
				SS_4	I/O	Slave selection output serial port
				PWM6	I/O	PWM6 Capture input and pulse output
				CCP1	I/O	PCA capture input, pulse output and PWM output
10	12			P2.4	I/O	standard IO Port analog input
				ADC10	I	ADC channel 10
				MISO_2	I/O	SPI Host input slave output
				SDA_2	I/O	I2C Data cable
				PWM3P_2	I/O	PWM3 Capture input and pulse output Capture input
				PWM8	I/O	PWM8 and pulse output of the positive electrode
				CCP3	I/O	PCA Capture input, pulse output and PWM output
11	13			P2.5	I/O	standard mouth IO
				ADC11	I	ADC The 11
				SCLK_2	I/O	SPI clock line of the clock pin of
				SCL_2	I/O	I2C the analog input channel
				PWM3N_2	I/O	PWM3 The capture input and pulse output are negative
12	14	10	8	Gnd	Gnd	Ground
				AGnd	Gnd	wire ADC Ground wire
13	15			P2.6	I/O	standard mouth IO
				ADC12	I	ADC Analog input channel
				PWM4P_2	I/O	PWM4 Capture input and pulse output positive electrode
14	16			P2.7	I/O	standard mouth IO
				ADC13	I	ADC Analog input channel
				PWM4N_2	I/O	PWM4 Capture input And the external anomaly detection
				PWMFLT	I	PWM1 pin of the negative electrode of the pulse output
15	17	11	9	P3.7	I/O	standard IO Port analog input
				ADC14	I	ADC channel 14
				TxD_2	O	serial port 1 The sending foot
				PWM5	I/O	PWM5 Capture input and pulse output
				CCP0	I/O	PCA capture input, pulse output and PWM output


number				name	type	description
LQFP32	SOP28	TSSOP20	SOP16			
QFN32	SKDIP28	SOP20				
16	18	12	10	P1.0	I/O	standard IO mouth
				ADC0	I	ADC Analog input channel
				RxD2	I	serial port 2 The receiving foot
				T3CLKO	O	Timer 3 Clock divider output
				PWM1P	I/O	PWM1 Capture input and pulse output positive electrode
17	19	13	11	P1.1	I/O	standard IO Port analog input
				ADC1	I	ADC channel 1
				TxD2	O	serial port 2 The sending foot
				T4CLKO	O	Timer 4 Clock divider output
				PWM1N	I/O	PWM1 The capture input and pulse output are negative
18	20	14	12	P1.2	I/O	standard IO Port analog input
				ADC2	I	ADC channel 2
				T2	I	Timer 2 External clock input
				PWM2P	I/O	PWM2 Capture input and pulse output positive electrode
19				P0.2	I/O	standard IO mouth
				INT2	I	External interrupt
				T4	I	4 External clock
				PWM7_2	I/O	input timer PWM7 Capture input and pulse output
				CMPO	O	Comparator output
20	21	15		P1.3	I/O	standard IO mouth
				ADC3	I	Analog input channel ADC
				T2CLKO	O	3 Timer clock divider output
				PWM2N	I/O	PWM2 The capture input and pulse output are negative
21	22	16		P1.4	I/O	Standard port IO
				ADC4	I	ADC Analog input 4
				SS	I/O	SPI Channel slave
				PWM3P	I/O	selection Capture input and pulse output positive electrode
22				P0.3	I/O	Standard port
				INT3	I	External interrupt
				PWM8_2	I/O	PWM8 Capture input and pulse output
23	23	17	13	P1.5	I/O	standard IO Port analog input
				ADC5	I	ADC channel 5
				MOSI	I/O	Host output slave input SPI
				PWM3N	I/O	PWM3 The capture input and pulse output are negative

number				name	type	description
LQFP32 QFN32	SOP28 SKDIP28	TSSOP20 SOP20	SOP16			
24	24	18	14	P1.6	I/O	standard mouth IO
				ADC6	I	ADC Analog input channel
				RxD_3	I	serial port The receiving foot
				MISO	I/O	SPI The data cable output from
				SDA	I/O	I2C the host input to the slave
				PWM4P	I/O	PWM4 Capture input and pulse output positive electrode
25	25	19	15	P1.7	I/O	standard mouth IO
				ADC7	I	ADC Analog input channel
				TxD_3	O	serial port The clock line of the
				SCLK	I/O	SPI clock pin of the transmitting pin
				SCL	I/O	I2C
				PWM4N	I/O	PWM4 The capture input and pulse output are negative
26	26			P2.0	I/O	standard mouth IO
				ADC8	I	ADC Analog input channel
				PWM1P_2	I/O	PWM1 Capture input and pulse output Capture input
				PWM7	I/O	PWM7 and pulse output of the positive electrode
				CCP2	I/O	PCA Capture input, pulse output and PWM output
27	27			P2.1	I/O	standard mouth IO
				ADC9	I	ADC Analog input channel
				PWM1N_2	I/O	PWM1 Power The capture input and pulse output are negative
28	28	20	16	Vcc	Vcc	pin ADC
				AVcc	Vcc	power supply
				ADC_VRef+	I	standard External reference voltage source input pin
29	1			P2.2	I/O	SPI mouth
				SS_2	I/O	IO
				PWM2P_2	I/O	PWM2 Slave selection Capture input and pulse output positive electrode
30	2			P2.3	I/O	SPI IO mouth
				MOSI_2	I/O	PWM2 Host output slave input
				PWM2N_2	I/O	standard The capture input and pulse output are negative
31	3	1	1	P5.4		mouth
				RST	I	IO
				MCLKO	O	Reset pin master clock
32	4	2	2	P3.0	I/O	divider output
				RxD	I	IO
				INT4	I	Receiving pin of standard External interrupt serial port

2.2 Universal USB Turn to dual serial port chip USB-2UART

TSSOP20/SOP16

2.2.1 Universal automatic power port chip USB-2UART-45I-TSSOP20 failure and power-on



2.2.2

Universal to dual serial port chip SSBP20

Manual power failure and power-on

The role of the diodes and resistors here is to prevent the USB device from powering the target chip. Since the target chip cannot be powered off during the power-off process, the USB device cannot be reversed. The transmission pin of the USB device is generally a strong push-pull output, which is not suitable for the power supply of the target chip, and the processing USB TTI to STC, the transmission pin of the USB device is a set of serial ports is used for serial communication through the I/O port.

Note: Burning our latest USB to dual serial software can save the isolation diode here.

The crystal oscillator here can be soldered: 22.1184M, 24M, 11.0592M, 12M

It is recommended to weld the isolation diode here when downloading the program from the 22.1184MHz MCU, which cannot be saved.

STC universal USB to dual serial port chip, comes with USB program at the factory, driver-free installation

System power supply (Available from USB Take power)

USB to dual serial port chip can choose the following models:

- STC8H2K08U-45I-TSSOP20/SOP16, RMB0.99 (tax included)
- STC8H2K12U 2CDC+HID-TSSOP20/SOP16, RMB1.1 (tax included)
- STC8H8K64U-45I-TSSOP20/SOP16, RMB1.4 (tax included)
- STC USB-2UART-TSSOP20/SOP16, RMB1.4 (Tax included)

The latest version of the above comes with a USB-to-dual serial port program at the factory, which supports automatic power failure and power-on

The factory comes with a USB to dual serial port program , the factory comes with a USB to dual serial port+HID program , the factory comes with a USB to dual serial port+HID program , the factory comes with a USB to dual serial port+HID program


2.2.3

Universal to dual serial port chip, since Dynamic power failure and power-on

The role of the diodes and resistors here is to prevent the USB device from powering the target chip. Since the target chip cannot be powered off during the power-off process, the USB device cannot be powered off. The transmission pin of the USB device is generally a strong push-pull output, which can work through the power supply chip, so when using USB to serial port TTL to download the program to the STC microcontroller, the isolation diode here cannot be saved.

When the chip is powered on, the P3.5 output is low, and MCU_VCC is in the power supply state. When it detects that an ISP download is required, MCU_VCC will automatically control the power failure for 0.5s and then power on for ISP download. Power will continue to be powered after the download is complete.

These two ports are the second set of serial ports. Note: Burn our latest USB to dual serial software, you can save energy-saving isolation diodes. The first group is used for download or communication. The second set of serial ports is used for serial communication.



- USB to dual serial port chip can choose the following models:
- STC8H2K08U-45I-TSSOP20/SOP16, RMB0.99 (tax included)
 - STC8H2K12U 2CDC+ HID-TSSOP20/SOP16, RMB1.1 (tax included)
 - STC8H8K64U-45I-TSSOP20/SOP16, RMB1.4 (tax included)
 - STC USB-2UART-TSSOP20/SOP16, RMB1.4 (tax included)
 - STC USB-2UART-TSSOP20/SOP16, RMB1.4 (tax included)

The factory comes with a USB to dual serial port program, the factory comes with a USB to dual serial port+HID program, the factory comes with a USB to dual serial port+HID program, the factory comes with a USB to dual serial port+HID program

The latest version of the above comes with a USB-to-dual serial port program at the factory, which supports automatic power failure and power-on burning, which can save isolation diodes.


2.2.4

Universal to dual serial port chip use, hand Dynamic power failure and power-on


The role of the diodes and resistors here is to prevent the USB device from powering the target chip. Since the target chip cannot be powered off during the power-off process, the USB device cannot be powered off. The transmission pin of the USB device is generally a strong push-pull output, which can work through the VCC power supply chip, so when using USB to serial port TTL to download the program to the STC microcontroller, the isolation diode here cannot be saved.

These two ports are the second set of serial ports, the first set is used for download or communication, and the second set of serial ports is used for serial communication.

Note: Burning our latest USB to dual serial software can save the isolation diode here.



System power supply



USB to dual serial port chip can choose the following models:

- STC8H2K08U-45I-TSSOP20/SOP16, RMB0.99 (tax included)
- STC8H2K12U 2CDC+ HID-TSSOP20/SOP16, RMB1.1 (tax included)
- STC8H8K64U-45I-TSSOP20/SOP16, RMB1.4 (tax included) STC USB-2UART-TSSOP20/SOP16, RMB1.4 (tax included) STC USB-2UART-TSSOP20/SOP16, RMB1.4 (tax included)

The factory comes with a USB to dual serial port program, the factory comes with a USB to dual serial port+HID program, the factory comes with a USB to dual serial port+HID program, the factory comes with a USB to dual serial port+HID program

The latest version of the above comes with a USB-to-dual serial port program at the factory, which supports automatic power failure and power

Function foot switch

3 Special peripheral serial port of a series of microcontrollers and the bus control pin can be in multiple directly Change , In order to realize time-sharing multiplexing of a peripheral as multiple devices. STC12H

3.1 Function pin switch related registers

symbol	description	address	Bit address and symbol							Reset value	
			B7	B6	B5	B4	B3	B2	B1		B0
P_SW1	Peripheral port switch register	A2H	S1_S[1:0]		-	-	SPI_S[1:0]		0	-	xxxx,000x
P_SW2	Peripheral port switch register	BAH	EAXFR	-	I2C_S[1:0]		-	-	-	S2_S	0x00,xxxx0

symbol	description	address	Bit address and symbol							Reset value	
			B7	B6	B5	B4	B3	B2	B1		B0
MCLKOCR	Master clock output control register	FE05H	MCLKO_S	MCLKODIV[6:0]						0000,0000	
PWMA_PS	Switch register PWMA	FEB2H	C4PS[1:0]		C3PS[1:0]		C2PS[1:0]		C1PS[1:0]		0000,0000
PWMB_PS	Switch register PWMB	FEB6H	C8PS[1:0]		C7PS[1:0]		C6PS[1:0]		C5PS[1:0]		0000,0000
PWMA_ETRPS PWMA	of ETR Select register	FEB0H					BRKAPS		ETRAPPS[1:0]		xxxx,0000
PWMB_ETRPS PWMB	of ETR Select register	FEB4H					BRKBPS		ETRBPS[1:0]		xxxx,0000

3.1.1 Peripheral port switching control register (P_SW1), serial port 、 1SPI switch

symbol	address	B6 B7	B5	B4	B3	B2	B1	B0
P_SW1	A2H	S1_S[1:0]	-	-	SPI_S[1:0]		0	-

S1_S[1:0]: Serial port 1 Function foot selection bit

S1_S[1:0]	RxD	TxD
00	P3.0	P3.1
01	P3.6	P3.7
10	P1.6	P1.7
11	-	-

SPI_S[1:0]: SPI Function foot selection bit

SPI_S[1:0]	SS	MOSI	MISO	SCLK
00	P1.4	P1.5	P1.6	P1.7
01	P2.2	P2.3	P2.4	P2.5
10	-	-	-	-
11	P3.5	P3.4	P3.3	P3.2

Peripheral port switching control register (P_SW2)

2/3/4

I2C

Comparator output switching

symbol	address	B7	B6	B4 B5	B3	B2	B1	B0
P_SW2	BAH	EAXFR	I2C_S[1:0]					S2_S

RAM EAXFR

Access control register

0: Access is prohibited

1: Enable access

When you need to access it, you must first set it to be right. Perform normal reading and writing

I2C_S[1:0]: PC

Function foot selection bit

I2C_S[1:0]	SCL	SDA
00	P1.7	P1.6
01	P2.5	P2.4
10	-	-
11	P3.2	P3.3

S2_S: Serial port function pin

selection bit	S2_S Rx/D2	TxD2
0	P1.0	P1.1
1	P5.6	P5.7

3.1.3 Clock selection register (MCLKOCR)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
MCLKOCR	FE05H	MCLKO_S				MCLKODIV[6:0]			

: Master clock output pin selection bit MCLKO_S

MCLKO_S	MCLKO
0	P5.4
1	P5.6

3.1.4 Advanced PWM Select register (PWM_x_PS)

symbol	address	B6	B4	B3	B2	B0
PWMA_PS	FEB2H	B7 C4PS[1:0]	B5 C3PS[1:0]	C2PS[1:0]		B1 C1PS[1:0]
PWMB_PS	FEB6H	C8PS[1:0]	C7PS[1:0]	C6PS[1:0]		C5PS[1:0]

C1PS[1:0]: **Advanced** Channel output pin selection bit PWM

C1PS[1:0]	PWM1P PWM1N	
00	P1.0	P1.1
01	P2.0	P2.1
10	-	-
11	-	-

C2PS[1:0]: **Advanced** PWM channel 2 Output pin

C2PS[1:0]	PWM2P	selection bit PWM2N
00	P1.2	P1.3
01	P2.2	P2.3
10	-	-
11	-	-

C3PS[1:0]: **Advanced** PWM channel 3 Output pin

C3PS[1:0]	PWM3P	selection bit PWM3N
00	P1.4	P1.5
01	P2.4	P2.5
10	-	-
11	-	-

C4PS[1:0]: **Advanced** PWM channel 4 Output pin

C4PS[1:0]	PWM4P	selection bit PWM4N
00	P1.6	P1.7
01	P2.6	P2.7
10	-	-
11	-	-

C5PS[1:0]: **Advanced**channel PWM5 **Output pin selection bit**

C5PS[1:0]	PWM5
00	P3.7
01	P0.0
10	-
11	-

C6PS[1:0]: **Advanced**channel PWM6 **Output pin selection bit**

C6PS[1:0]	PWM6
00	P3.5
01	P0.1
10	-
11	-

C7PS[1:0]: **Advanced**channel PWM7 **Output pin selection bit**

C7PS[1:0]	PWM7
00	P2.0
01	P0.2
10	-
11	-

C8PS[1:0]: **Advanced**channel PWM8 **Channel output pin selection bit**

C8PS[1:0]	PWM8
00	P2.4
01	P0.3
10	-
11	-

3.1.5 Advanced PWM Function pin selection register (PWMx_ETRPS)

symbol	address	B7	B6	B5	B4	B3	B2		B0
PWMA_ETRPS	FEB0H						BRKAPS		B1 ETRAPS[1:0]
PWMB_ETRPS	FEB4H						BRKBPS		ETRBPS[1:0]

ETR1PS[1:0]: **Advanced** PWM1 External trigger foot Select bit

ETR1PS [1:0] PWMET1	
00	P3.4
01	-
10	-
11	-

ETR2PS[1:0]: **Advanced** External trigger foot ERI2 Select bit

ETR2PS [1:0]	trigger foot PWMET2
00	P3.4
01	-
10	-
11	-

BRK1PS: **Advanced** PWM1 The brake foot PWMFLT Select bit

BRK1PS	PWMFLT
0	P2.7
1	Output of the comparator

BRK2PS: **Advanced** PWM2 The brake foot PWMFLT2 Select bit

BRK2PS	PWMFLT2
0	P2.7
1	Output of the comparator

3.2 Sample program

3.2.1 Serial port

switching c Language code

The test operating frequency is 11.0592MHz

```
#include "reg51.h"

sfr      P_SW1      = 0xa2;

sfr      P1M1      = 0x91;
sfr      P1M0      = 0x92;
sfr      P0M1      = 0x93;
sfr      P0M0      = 0x94;
sfr      P2M1      = 0x95;
sfr      P2M0      = 0x96;
sfr      P3M1      = 0xb1;
sfr      P3M0      = 0xb2;
sfr      P4M1      = 0xb3;
sfr      P4M0      = 0xb4;
sfr      P5M1      = 0xc9;
sfr      P5M0      = 0xca;

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    P_SW1 = 0x00; //RXD/P3.0, TXD/P3.1
// P_SW1 = 0x40; //RXD_2/P3.6, TXD_2/P3.7
// P_SW1 = 0x80; //RXD_3/P1.6, TXD_3/P1.7

    while (1);
}
```

Assembly code

The test operating frequency is 11.0592MHz

```
P_SW1      DATA      0A2H

P1M1      DATA      091H
P1M0      DATA      092H
P0M1      DATA      093H
P0M0      DATA      094H
```

```

P2M1      DATA      095H
P2M0      DATA      096H
P3M1      DATA      0B1H
P3M0      DATA      0B2H
P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H
P5M0      DATA      0CAH

```

```

ORG       0000H
LJMP     MAIN

```

```

ORG       0100H

```

MAIN:

```

MOV      SP, #5FH
MOV      P0M0, #00H
MOV      P0M1, #00H
MOV      P1M0, #00H
MOV      P1M1, #00H
MOV      P2M0, #00H
MOV      P2M1, #00H
MOV      P3M0, #00H
MOV      P3M1, #00H
MOV      P4M0, #00H
MOV      P4M1, #00H
MOV      P5M0, #00H
MOV      P5M1, #00H

```

```

MOV      P_SW1, #00H      ;RXD/P3.0, TXD/P3.1
;
MOV      P_SW1, #40H     ;RXD_2/P3.6, TXD_2/P3.7
;
MOV      P_SW1, #80H     ;RXD_3/P1.6, TXD_3/P1.7

```

```

SJMP     $

```

```

END

```

2 Serial port switching 3.2.2

c Language code

The test operating frequency is

```

#include "reg51.h"

```

```

sfr      P_SW2      = 0xba;

sfr      P1M1      = 0x91;
sfr      P1M0      = 0x92;
sfr      P0M1      = 0x93;
sfr      P0M0      = 0x94;
sfr      P2M1      = 0x95;
sfr      P2M0      = 0x96;
sfr      P3M1      = 0xb1;
sfr      P3M0      = 0xb2;
sfr      P4M1      = 0xb3;
sfr      P4M0      = 0xb4;
sfr      P5M1      = 0xc9;

```



```
sfr          P5M0          =          0xca;
```

```
void main()
```

```
{
```

```
    P0M0 = 0x00;
```

```
    P0M1 = 0x00;
```

```
    P1M0 = 0x00;
```

```
    P1M1 = 0x00;
```

```
    P2M0 = 0x00;
```

```
    P2M1 = 0x00;
```

```
    P3M0 = 0x00;
```

```
    P3M1 = 0x00;
```

```
    P4M0 = 0x00;
```

```
    P4M1 = 0x00;
```

```
    P5M0 = 0x00;
```

```
    P5M1 = 0x00;
```

```
    //RXD2/P1.0, TXD2/P1.1
```

```
    P_SW2 = 0x00;
```

```
    //RXD2_2/P5.6, TXD2_2/P5.7
```

```
    P_SW2 = 0x01;
```

```
    while (1);
```

```
}
```

Assembly code

The test operating frequency is
11.0592MHz

```
P_SW2          DATA          0BAH
```

```
P1M1          DATA          091H
```

```
P1M0          DATA          092H
```

```
P0M1          DATA          093H
```

```
P0M0          DATA          094H
```

```
P2M1          DATA          095H
```

```
P2M0          DATA          096H
```

```
P3M1          DATA          0B1H
```

```
P3M0          DATA          0B2H
```

```
P4M1          DATA          0B3H
```

```
P4M0          DATA          0B4H
```

```
P5M1          DATA          0C9H
```

```
P5M0          DATA          0CAH
```

```
                ORG          0000H
```

```
                LJMP        MAIN
```

```
                ORG          0100H
```

```
MAIN:
```

```
                MOV         SP, #5FH
```

```
                MOV         P0M0, #00H
```

```
                MOV         P0M1, #00H
```

```
                MOV         P1M0, #00H
```

```
                MOV         P1M1, #00H
```

```
                MOV         P2M0, #00H
```

```
                MOV         P2M1, #00H
```

```
                MOV         P3M0, #00H
```

```
                MOV         P3M1, #00H
```

```
                MOV         P4M0, #00H
```

```
                MOV         P4M1, #00H
```

```
                MOV         P5M0, #00H
```

```

MOV          P5M1, #00H

MOV          P_SW2, #00H          ;RXD2/P1.0, TXD2/P1.1
MOV          P_SW2, #01H          ;RXD2_2/P5.6, TXD2_2/P5.7

SJMP        $

END

```

3.2.3 SPI switch

c Language code

//The test operating frequency is 11.0592MHz

```

#include "reg51.h"

sfr          P_SW1          = 0xa2;

sfr          P1M1          = 0x91;
sfr          P1M0          = 0x92;
sfr          P0M1          = 0x93;
sfr          P0M0          = 0x94;
sfr          P2M1          = 0x95;
sfr          P2M0          = 0x96;
sfr          P3M1          = 0xb1;
sfr          P3M0          = 0xb2;
sfr          P4M1          = 0xb3;
sfr          P4M0          = 0xb4;
sfr          P5M1          = 0xc9;
sfr          P5M0          = 0xca;

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;

    P_SW1 = 0x00;          //SS/P1.4, MOSI/P1.5, MISO/P1.6, SCLK/P1.7
//    P_SW1 = 0x04;          //SS_2/P2.2, MOSI_2/P2.3, MISO_2/P2.4, SCLK_2/P2.5
//    P_SW1 = 0x0c;          //SS_4/P3.5, MOSI_4/P3.4, MISO_4/P3.3, SCLK_4/P3.2

    while (1);
}

```

Assembly code

//The test operating frequency is 11.0592MHz

```

P_SW1      DATA      0A2H

P1M1      DATA      091H
P1M0      DATA      092H
P0M1      DATA      093H
P0M0      DATA      094H
P2M1      DATA      095H
P2M0      DATA      096H
P3M1      DATA      0B1H
P3M0      DATA      0B2H
P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H
P5M0      DATA      0CAH

                ORG      0000H
                LJMP     MAIN

                ORG      0100H
MAIN:
                MOV      SP, #5FH
                MOV      P0M0, #00H
                MOV      P0M1, #00H
                MOV      P1M0, #00H
                MOV      P1M1, #00H
                MOV      P2M0, #00H
                MOV      P2M1, #00H
                MOV      P3M0, #00H
                MOV      P3M1, #00H
                MOV      P4M0, #00H
                MOV      P4M1, #00H
                MOV      P5M0, #00H
                MOV      P5M1, #00H

                MOV      P_SW1, #00H                ;SS/P1.4, MOSI/P1.5, MISO/P1.6, SCLK/P1.7
;                MOV      P_SW1, #04H                ;SS_2/P2.2, MOSI_2/P2.3, MISO_2/P2.4, SCLK_2/P2.5
;                MOV      P_SW1, #0CH                ;SS_4/P3.5, MOSI_4/P3.4, MISO_4/P3.3, SCLK_4/P3.2

                SJMP     $

                END

```

3.2.4 I2C switch

c Language code

// The test operating frequency is 11.0592MHz;

```
#include "reg51.h"
```

```

sfr      P_SW2      =      0xba;

sfr      P1M1      =      0x91;
sfr      P1M0      =      0x92;
sfr      P0M1      =      0x93;
sfr      P0M0      =      0x94;

```

```

sfr      P2M1      = 0x95;
sfr      P2M0      = 0x96;
sfr      P3M1      = 0xb1;
sfr      P3M0      = 0xb2;
sfr      P4M1      = 0xb3;
sfr      P4M0      = 0xb4;
sfr      P5M1      = 0xc9;
sfr      P5M0      = 0xca;

```

```
void main()
{

```

```

    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    P_SW2 = 0x00; //SCL/P1.7, SDA/P1.6
// P_SW2 = 0x10; //SCL_2/P2.5, SDA_2/P2.4
// P_SW2 = 0x30; //SCL_4/P3.2, SDA_4/P3.3
    while (1);
}

```

Assembly code

The test operating frequency is 11.0592MHz

```

P_SW2      DATA      0BAH

P1M1       DATA      091H
P1M0       DATA      092H
P0M1       DATA      093H
P0M0       DATA      094H
P2M1       DATA      095H
P2M0       DATA      096H
P3M1       DATA      0B1H
P3M0       DATA      0B2H
P4M1       DATA      0B3H
P4M0       DATA      0B4H
P5M1       DATA      0C9H
P5M0       DATA      0CAH

                ORG      0000H
                LJMP     MAIN

                ORG      0100H

MAIN:
                MOV     SP, #5FH
                MOV     P0M0, #00H
                MOV     P0M1, #00H
                MOV     P1M0, #00H

```

```

MOV          P1M1, #00H
MOV          P2M0, #00H
MOV          P2M1, #00H
MOV          P3M0, #00H
MOV          P3M1, #00H
MOV          P4M0, #00H
MOV          P4M1, #00H
MOV          P5M0, #00H
MOV          P5M1, #00H

MOV          P_SW2, #00H           ;SCL/P1.7, SDA/P1.6
; MOV          P_SW2, #10H         ;SCL_2/P2.5, SDA_2/P2.4
; MOV          P_SW2, #30H        ;SCL_4/P3.2, SDA_4/P3.3

SJMP        S

END

```

3.2.5 Master clock output switching

C Language code

The test operating frequency is 11.0592MHz;

```

#include "reg51.h"

#define      CLKOCR          (*(unsigned char volatile xdata *)0xfe00)

sfr        P_SW2           =    0xba;

sfr        P1M1           =    0x91;
sfr        P1M0           =    0x92;
sfr        P0M1           =    0x93;
sfr        P0M0           =    0x94;
sfr        P2M1           =    0x95;
sfr        P2M0           =    0x96;
sfr        P3M1           =    0xb1;
sfr        P3M0           =    0xb2;
sfr        P4M1           =    0xb3;
sfr        P4M0           =    0xb4;
sfr        P5M1           =    0xc9;
sfr        P5M0           =    0xca;

void main()
{
P0M0 = 0x00;
P0M1 = 0x00;
P1M0 = 0x00;
P1M1 = 0x00;
P2M0 = 0x00;
P2M1 = 0x00;
P3M0 = 0x00;
P3M1 = 0x00;
P4M0 = 0x00;
P4M1 = 0x00;
P5M0 = 0x00;
P5M1 = 0x00;
}

```

```

P_SW2 = 0x80;

CLKOCR = 0x04; //IRC/4 output via MCLKO/P5.4
// CLKOCR = 0x84; //IRC/4 output via MCLKO_2/P5.6

P_SW2 = 0x00;

while (1);

}

```

Assembly code

The test operating frequency is
11.0592MHz

```

P_SW2      DATA      0BAH

CLKOCR      EQU        0FE05H

P1M1       DATA      091H
P1M0       DATA      092H
P0M1       DATA      093H
P0M0       DATA      094H
P2M1       DATA      095H
P2M0       DATA      096H
P3M1       DATA      0B1H
P3M0       DATA      0B2H
P4M1       DATA      0B3H
P4M0       DATA      0B4H
P5M1       DATA      0C9H
P5M0       DATA      0CAH

ORG        0000H
LJMP      MAIN

ORG        0100H
MAIN:

MOV       SP, #5FH
MOV       P0M0, #00H
MOV       P0M1, #00H
MOV       P1M0, #00H
MOV       P1M1, #00H
MOV       P2M0, #00H
MOV       P2M1, #00H
MOV       P3M0, #00H
MOV       P3M1, #00H
MOV       P4M0, #00H
MOV       P4M1, #00H
MOV       P5M0, #00H
MOV       P5M1, #00H

MOV       P_SW2, #80H
MOV       A, #04H //IRC/4 output via MCLKO/P5.4
; MOV       A, #84H //IRC/4 output via MCLKO_2/P5.6
MOV       DPTR, #CLKOCR
MOVX      @DPTR, A
MOV       P_SW2, #00H

SJMP     S

END


```

STC MCU


Package size diagram

4⁴. 1 TSSOP20

Package size diagram




4.2 QFN20 Package size diagram (3mm*3mm)




STC existing QFN20 The metal sheet (substrate) on the back of the encapsulated chip is not grounded inside the chip, it can be grounded to the PCB, it can also be ungrounded, which will not affect the performance of the chip

4.3 LQFP32 Package size diagram (9mm*9mm)




4.4 QFN32 Package size diagram (4mm*4mm)



STC existing QFN32 The metal sheet (substrate) on the back of the encapsulated chip is not grounded inside the chip, it can be grounded to the PCB, it can also be ungrounded, which will not affect the performance of the chip

4.5 STC12H

Naming rules for series of microcontrollers



5

Establishment of compilation and simulation development environment and

5.1

Install Keil

5.1.1

install


Compilation environment C51

Log in first Keil Official website, download the latest version C51 The installation package, the download link is as follows :

[Keil Product Downloads](#)

Fill in the information casually, click OK and enter the download page to download.


Double-click the downloaded installation package to start the installation and click " Next " :




Check" agree to all the terms of the preceding License Agreement

"Then click"


Next" :



Select the installation directory and click " Next"



Fill in your personal information and click " Next"



Setup Keil C51 Version 9.60a

Customer Information

Please enter your information.

Please enter your name, the name of the company for whom you work, and your E-mail address.

First Name:

Last Name:


Company Name:

E-mail:

Keil μ Vision Setup

<< Back Next >> Cancel

After the installation is complete, click "



Setup Keil C51 Version 9.60a

Keil μ Vision Setup completed

Keil C51 Version 9.60a

μ Vision Setup has performed all requested operations successfully.

Show Release Notes.

Add example projects to the recently used project list.

Keil μ Vision Setup

<< Back Finish Cancel


How to install at the same time 5.1.2 and MDK C251

Old version of Keil The installation directory of the software defaults to C:\Keil7 C51 C251 and MDK Will be installed separately in Under the table of contents

of C51 C251 and ARM In the directory, as shown in the figure below.



Under the new version of the directory to C51 and ARM The installation directory of the software defaults to C:\Keil_5 and MDK Will be installed separately in



Whether it is a new version or an old version, and MDK It is installed in a different directory, and there will be no conflicts. Software has also 3 Each software is carried out separately, and the software that has been installed and set up before will not be changed because of the So when installing, you only need to install it in the default way. The software will handle it automatically.

Keil

5.2 Add model and header Keil


Use to open files to Need to install before Simulation driver

The installation steps of the simulation driver are as follows :

the file of STC Download the software, and then in the "On the right Click of Add solder which header to the Simulation Settings first to Keil Add in STC The emulator is driven to Medium" button :



After pressing, the following screen will appear :



Locate the directory to The installation directory of the software, and then determine. After the installation is successful, the following prompt



It means that the driver is installed correctly

The header file is copied to Under the installation directory in the catalog
 use in the code by default" `#include "STC32G.H"` "or" `#include "STC32G.H"`

"All inclusive can be used correctly

STC MCU

5.3 STC How to use header files in MCU programs

c In language include usage

#include A command is a kind of preprocessing command. The preprocessing command can insert other source code content into the specified location.

There are two ways to specify the insertion header file :

```
#include <File name .h>
#include "File name .h"
```


Use angle brackets "" The difference is that the search path for the header file is different : <> And

Use angle brackets double quotation marks, the compiler will look for the header file under the system path ;

Use double quotation marks, the compiler first looks for the header file in the current directory, and if it is not found, look for it in the system path.

1 Path setting method :

pass keil Set up the interface and add the path containing the file :



After adding, directly use the #include File name .h You can include the required files, and the compiler will automatically go to the above following to find the included files

when calling. In this case, using double quotation marks, the compiler first looks for the header file in the current directory, if it is not found, quotation marks will get to find, if you don't have it yet, go to the system path. The system path is the compiler installation location to store the

of the catalog)

2 Path setting method :

Add an absolute path before including the file name, for example :

```
#include "E:\xxxx\xxxx\ File name .h"
#include "E:/xxxx/xxxx/ File name .h"
```

3 Path setting method :

Add a relative path before including the file name, for example :


```
#include "..\comm\ File name .h"
#include "..\comm\ File name .h"
```

Among them " " Refers to the upper-level directory, and the above path refers to the upper-level directory that contains the files in the current directory.

In assembly language The usage is similar to the language, will with brackets, Include file :

```
Sinclude ( ../comm/STC8H.INC)
```


The above command indicates the file to be included, The upper-level directory of the upper-level directory of the current directory.



5.4 Create a new project and project settings

5.4.1 set the project path and project name

open Keil Software, and click "Project" in the menu "New uVision Project..." item



Locate the directory in the prepared project folder and enter the project name (for example : Demo)




5.4.2 Select the target MCU (STC8H8K64U)

In the pop-up model ("Select in the window" "Select a CPU Data Base File" "STC MCU Database"



in" Select Device for Target ...

"Select the correct target MCU model in the window (for example :




5.4.3 Add source code files to the project


As shown in the figure below,

Click the right mouse button on the icon where "is located, and select "in the context menu"

in " 'Source Group 1...' "




Select the edited code file to add to the project




5.4.4 Setup items (settings" Memory Model")

As shown in the figure below, right-click the icon where it is located and select "Target 'Target 1'..."



"Optional" that pops up "Mode or" "mode." "Select in the window" "Options page, in" "In the drop-down option"

in Keil "In the software" "There are the following"



The comparison of various modes is shown in the table below :

Memory Model	Default variable type (data storage)	Memory size	Address range
Small	data	Byte	D:00 ~ D:7F
Compact	pdata	byte	X:0000 ~ X:00FF
Large	xdata	64K Bytes (theoretical value)	X:0000 ~ X:FFFF

In order to achieve relatively high efficiency, it is generally recommended to use the Large mode when the compiler appears "TOO LARGE" error. When there is an error, you need to manually pass some "firmly assigned to" Area (example such as : char xdata buffer[256];)

3 Setup items ("Code Rom Size" Choose "Large")

Code Rom Size in "Select from the drop-down options of Code size mode, in Keil

8051 or Code size mode, in Keil In the environment, there are the modes shown in the figure below :



The comparison of various modes is shown in the table below :

Code Rom Size	Jump to call instruction	Code size limit for a single	
		function/module	The code size of the total code size of the file
Small pattern	AJMP/ACALL	2K	2K
Compact pattern	Use of internal module code AJMP/ACALL	2K	64K
	Use of external module code LJMP/LCALL		
Large pattern	LCALL/LJMP	64K	64K

5 Setup items (HEX 5.4.6 File format settings)

"Options for Target 'Target 1'"

"Select in the window"

"On the options page, check the 'Create HEX File' option."

"Option."



After completing the above settings, click the compile button as shown in the figure below with the mouse. If there is no error in the code, it c

5.5 How to Specify absolute addresses for variables, table data, and functions

5.5.1 Keil C51 c51 In, how do variables specify absolute addresses

The syntax is as follows:

Data type storage type variable name]_at_ Absolute address

Example of specifying an absolute address variable in a region :

```

data
data var_data_abs
int_at_0x50;

```

Example of specifying an absolute address variable in a region :


```

xdata
xdata
data
int var_xdata_abs_at_0x30;
char xdata arr_xdata_abs[256]_at_ 0x1000;

```

Example of specifying an absolute address variable in a region :


After the compilation is complete, the address is assigned as shown in the figure below :



In, how to specify the absolute address of the table data

CS1 Keil C51 5.5.2


First define the table data in the program and after the compilation, the table data directly in the program link symbols to the table (the picture below is the method)




Next, open "in" in the project settings item "Settings page"

In one column, follow : **Format**, enter the absolute address

As shown in the figure below, assign the table data to the absolute address



After the setup is complete, compile again, and the table data can be linked to the specified absolute address, as shown in the figure below. :




STC MCU

In, how does the function specify the absolute address?

CS1

Keil C51 5.5.3

First, let the program specify the absolute address of the function, and after the compilation, the program will get the link symbol of the function (0x2000).



Next, open "in" in

BL51 Locate "Settings page"

the project settings item follow :

Format, enter the absolute address

As shown in the figure below, assign the function to the absolute address



After the setup is complete, compile again, and the function can be linked to the specified absolute address, as shown in the figure below :

The image shows a development environment with two windows. The left window, titled 'Demo.c', contains the following C code:

```

01 #include "stc12h.h"
02 #include "stdio.h"
03 #include "intrins.h"
04
05 void main()
06
07     _nop_();
08     _nop_();
09     _nop_();
10
11
12 void main()
13
14     P2DIR = 0x00; P2IN = 0x00;
15     P1DIR = 0x00; P1IN = 0x00;
16     P3DIR = 0x00; P3IN = 0x00;
17     P4DIR = 0x00; P4IN = 0x00;
18     P5DIR = 0x00; P5IN = 0x00;
19     P6DIR = 0x00; P6IN = 0x00;
20     P7DIR = 0x00; P7IN = 0x00;
21
22     while (1);
23
24
25
26
27
28

```

The right window, titled 'Demo.M51', shows the linker map for the 'COMPACT' target. It lists the modules included and the memory layout. A red box highlights the 'CODE' segment, and a red arrow points from the 'void main()' function in the source code to this segment.

LINKER MAP:

```

LINKER MAP
-----
OBJECTS INCLUDED:
b) DEMO
L:\STC12H\CS12C.LIB (TC_STARTUP)

OF MODULE: Demo (DEMO)

TYPE      SIZE      LENGTH  RELLOCATION  SEGMENT NAME
-----
*****  D A T A  M E M O R Y  *****
REG      0000h      0008h  ABSOLUTE   "REG BANK 0"
DATA     0008h      0004h  UNIT       "STACK"
*****  C O D E  M E M O R Y  *****
CODE     0000h      0008h  ABSOLUTE   "REG BANK 0"
CODE     0008h      0008h  UNIT       "TC_STARTUP"
CODE     0010h      0000h  UNIT       "REG BANK 0"
CODE     2000h      0004h  UNIT       "7F977657.DEMO"

MAP OF MODULE: Demo (DEMO)


SEGMENT
-----
OUTPUT
PRXMAP.DEMO

```



STC MCU

5.6 Keil An easy way to get help in the software


The software provides a very complete help file. For general software use and programming issues, help from the software is basically Can be resolved. As shown below :



If you need to understand the relevant settings in the project settings, you can get help as shown in the figure below.



In addition, you can directly enter the content you want to know in the help window. For example, if you need to know how to set a special pragma in the program, you can enter "#pragma" in the search box as shown in the figure below.



If you need more detailed help, you can log in [Keil](#) Make an inquiry on the official website

5.7 in Keil How to create a multi-file project in


in Keil In general, relatively small projects have only one source file, but for some slightly complex projects, multiple source files are often used. The method of creating a multi-file project is as follows :

1, Open first in the menu "Medium selection" New uVision Project ...




You can complete the establishment of an empty project


2 , In the project tree of the empty project, right-click "Group "Source Group 1" ...", and select "Add New Files to Source Group 1"



3、 In the pop-up file dialog box, add the source file multiple times



The establishment of a multi-file project can be completed as shown in the figure below



5.8 About the interrupt number is greater than the handling of compilation errors in Keil

Note: Currently Each version of C51 and C251 The compiler only supports interrupt number (company 0-31), through our Multi-party consultation and discussion, promised to add our company's version of the interrupt number. But for the current situation Keil version, and we can only use the methods in this chapter to resolve it temporarily.

5.8.1 Use the popular interrupt number extension tool on the Internet

Enthusiastic netizens have provided a simple expansion tool that can expand the interrupt number. The technical interface is as follows :



After the installation directory, click "OK".
Click the "Open" button to navigate to the version that has
The version is constantly being updated, but there are too many earlier versions, and it is impossible to collect them all. Here is

C251.EXE

passed the test due to the version and version : C51.EXE

V6.12.0.1

V8.8.0.1

V9.0.0.1

V9.1.0.1

V9.53.0.0

V9.54.0.0

V9.57.0.0

V9.59.0.0

V9.60.0.0

Tested and passed C251.EXE version :

V5.57.0.0

V5.60.0.0

C51. Version method: View

EXE in keil Open one based on Series or

STC15

The project of the series of microcontrollers. In the menu, click "Open in"

About

uVision...



view C251.EXE

Version method :

Open a file based on

STC32G


The project of the series of microcontrollers. In the menu, click "Open in"

About uVision...



5.8.2 Use reserved interrupt number for transit

In the compilation environment, the interrupt number is only supported, that is, the interrupt vector must be less than 0x0000.




The table below is List of current interrupts for all series :

Interrupt number	Interrupt vector	Interrupt
0	0003 H	type INT0
1	000B H	Timer 0
2	0013 H	INT1
3	001B H	Timer 1
4	0023 H	serial port 1
5	002B H	ADC
6	0033 H	LVD
8	0043 H	serial port 2
9	004B H	SPI
10	0053 H	INT2
11	005B H	INT3
12	0063 H	Timer 2
13	006B H	
14	0073 H	
15	007B H	Internal system
		interrupt Internal system interrupt

16	0083 H	INT4
17	008B H	serial port ³
18	0093 H	serial port ⁴
19	009B H	Timer ³
20	00A3 H	Timer ⁴
21	00AB H	comparator I2C
24	00C3 H	USB
25	00CB H	PWMA
26	00D3 H	PWMB
27	00DB H	CAN1
28	00E3 H	CAN2
29	00EB H	LIN
30	00F3 H	RTC
36	0123 H	
37	012B H	Port Interrupt Port
38	0133 H	Interrupt port Interrupt
39	013B H	Port Interrupt Port
40	0143 H	Interrupt Port
41	014B H	Interrupt Port
42	0153 H	Interrupt Port
43	015B H	Interrupt Port
44	0163 H	Interrupt Port Interrupt
45	016B H	Port Interrupt
46	0173 H	Port Interrupt
47	017BH	Interrupt
48	0183H	interrupt
49	018BH	interrupt
50	0193H	interrupt
51	019BH	Interrupt Interrupt Interrupt
52	01A3H	Interrupt Interrupt Interrupt
53	01ABH	Interrupt Interrupt Interrupt
54	01B3H	Interrupt Interrupt Interrupt
55	01BBH	Interrupt Interrupt Interrupt
56	01C3H	Interrupt Interrupt Interrupt
57	01CBH	Interrupt Interrupt Interrupt
58	01D3H	interrupt LCM
59	01DBH	interrupt LCM
60	01E3H	Interrupt
61	01EBH	interrupt
62	01F3H	interrupt I2S
63	01FBH	Interrupt
64	0203H	interrupt

Not difficult to find ,The interrupt begins, and all subsequent interrupt service programs will be compilation errors in both, as shown in the figure below




There are three ways to deal with this (all require the help of assembly code, the preferred method is recommended),

Method Borrow


0-31 The signal is interrupted, the first is a reserved interrupt number, we can borrow this interrupt number

The steps are

as Change: the interrupt number we reported the error to "13", as shown below :




2 , Create a new assembly language file, such as "006BH". Add to the project and at the address "006BH", as shown below :




3, Compilation can be passed.

Pass by at this time" LJMPC51006BH, After the compiler is compiled, there is one here." LJMPC51006BH, in PWMS_ISR", in 0103H There is one here





When the line occurs" LJMPC51006BH, When interrupted, the hardware will automatically jump to the real interrupt service program, as shown in the figure below. : Address execution" LJMPC51006BH, and then in 006BH Execute again




After the execution of the interrupt service program is completed, it will be passed again. The command returns. The entire interrupt response process is just one more execution statement and

Method: and method similarly, borrow unused ones in the user program. The interrupt number

For example, in the user's code, it is not used Interrupt, you can use the above code as a similar modification of :





Execution effect and method. In this case, this method is suitable for multiple interrupt numbers. In this situation, the interrupt numbers need to be remapped.


STC MCU

Method 3: Define the interrupt service program as a subroutine, and then in the interrupt entry address in the assembly code


use `LCALL` Instruction execution service program

The steps are as follows :

1 , First remove the interrupt service program" #Attributes, defined as ordinary subroutines




2 , And then in the compilation of the code, enter the address code as shown in the figure below




3

The place of the address is to interrupt the service program, and after the compilation is passed, i



This method does not require remapping the interrupt entry, but there is a problem with this method. Which registers need to be pressed into the stack in the assembly file, the assembly code of the program is determined. Generally includes DPH


PSW In addition to the stack must be pressed, which other registers are used in the user's subroutine, and which registers must be pressed




5.9 STC-USB Link1D Precautions for tool use

5.9.1 Tool interface description

STC-USB Link1D The tool is a serial port, which can be used as a universal STC-USB Link1D. The upgraded version and functions are in STC-USB Link1D. Two more have been added on the basis of STC-USB Link1D. Go to the serial port to use. Please refer to the Appendix chapter for precautions for use.



Front view of the tool



Reverse side view of the tool

Pin number	Interface name	Interface function
1	User-Vcc	Only the user system supplies
2	S-RxD	power to this tool Group 1 The sending pin of the serial port, the receiving pin of the serial port connected to
3	S-TxD	Group 1 2 STC-CDC the user's MCU, the receiving pin of the serial port, and the sending pin of the serial port
4	S-Vcc	Only power the user's system
5	S-P3.0	from this tool Use in progress The serial port sending pin when downloading, connected to the target MCU
		Use in progress Link1D SWD The data pin during hardware simulation, connected to the target MCU
6	S-P3.1	Group 1 STC-CDC The sending pin of the serial port is connected to the receiving pin of the serial port of the
		Use in progress Link1D ISP The serial port receiving pin when downloading, connected to the target MCU
		Use in progress Link1D SWD The clock pin during hardware simulation, connected to the target MCU
7	Gnd	Group 1 1 STC-CDC The receiving pin of the serial port is connected to the sending pin of the serial port of the
		Ground wire

5.9.2

STC-USB Link1D


Practical application

1, use STC-USB Link1D

Tool pair

Series of microcontrollers hardware simulation

In the manner shown in the figure below, the tool's P3.0 (SWDDAT), P3.1 (SWDCLK), and the settings can be used for hardware simulation



STC-USB Link1D 2

Tool pair

Series for serial port simulation and STC15


The use of tools: Connect, and then Select from simulation settings The simulation steps and settings in the direct serial port simulation chapter in the series of data manuals can be used for ser

STC-USB Link1D 3

Tool pair

A full range of microcontrollers need carried out

The use of tools: Connected, in software of the target MCU separately" File and set related hardware options, and then click "Download The "Program" button




4, use

Tool pair STC-USB Link1D

Download the full range of microcontrollers offline for pr

Select "in" the serial port number in the downloaded software, Open the program file and set the phase. Turn off the hardware options, and then "Click load the user program to the programmer for offline download" on the Download" button to download the user code and related settings to In the memory on the tool.



The tool's S-Vcc, S-P3.0, S-P3.1, GND. Respectively with the target MCU (S-Vcc, S-P3.0, RxD), ("Press the button to GND Connect, and then press "on the tool" download the target chip offline (that is, no need Terminal control, independent Download) PC


5. STC-USB Link1D The tool provides two Designed for use with tools
 STC-USB Link1D as a general tool STC-CDC Serial port, can be Designed for use with tools, due to USB
 The first serial port CDC With hardware simulation download to share and Port, and the second serial port CDC2
 It is an independent serial and S-P3.0 As the simulation and Download and use, when you need to use a general purpose
 port, so it is recommended to and S-RxD the corresponding (Note: In the absence of a conflict of use , CDC1
 use the serial port used independently as a general purpose. (Note: In the absence of a conflict of use , CDC1
 the serial port used independently as a general purpose. (Note: In the absence of a conflict of use , CDC1
 specially designed for use with tools)

Correct tool identification 5.9.3

STC-USB LinkID


When the tool is out of the factory, the main control chip has been burned with the control program. Under normal circumstances, it will be recognized immediately in the downloaded software

After the tool is connected to the computer, it will be recognized immediately in the downloaded software as shown in the figure below



After it is correctly identified, it can be used to go online or download or offline ISP download.

After the driver is successfully installed, two more will be automatically recognized in the figure below :




Can be regarded as universal serial port tool.


5.9.4 production STC-USB Link1D Main control chip

STC-USB Link1D When the tool is out of the factory, our company's operators have completed the production of the main control chip. You don't need to make it again manually after that. The main control chip of the tool. Only when the customer replaces the main control chip. The following steps are required for a brand new chip.

STC-USB Link1D? Mouth, if the tool is inserted into the tool, the downloaded software is not shown. STC-USB-HID-UART1 The steps of (Link1) "The equipment (as shown below) the main control chip of the tool is empty and needs to continue to be programmed." "will "



2, Press and hold the tool's button, don't release the button, tap again. After pressing the button, the port (HID1) of the downloaded software and it shows (HID1) of the device (as shown below), and then release it. Key2



, click


STCAL-ISP 3

Downloading the software "W/U8W-Mini Main control chip" button

Offline "page" settings

STC-USB

LinkID/U8W/U8W-Mini



4, Pop-up

LinkID

The tool settings window can be set according to actual needs, and the default options can be maintained if there are no




5、 Next, the software will automatically start production. The main control chip of the tool. After the production is completed, it is recommended to re-plug and unplug once (especially for a brand new chip, you must re-plug and unplug it once when making the main control chip for the first time). When the main control chip is made and reinserted into the computer, the downloaded software is displayed as "Equipment (as shown below) STC-USB-HID-UART1 (Link1)", It means that the main control chip of the tool is successfully made.



Automatic tool firmware upgrade 5.9.5

When using tools to carry out When downloading, the following screen pops up in the software, indicating that the firmware of the tool needs



Click the "yes" button and the tool will automatically start upgrading.


5.9.6 Enter the method of

updating the firmware Use first to be connected to the computer with a cable, and then first press and hold the tool Key2, etc.

to be STC-ISP

The downloaded software recognizes "Then release

then click Key1* Key1




STC-USB Link1D 5.9.7 Driver installation steps

1. The tool is inserted into the computer. The computer will display the following screen




2. After the automatic installation of the driver is completed, in the device manager of the computer, it shows that the port and the optical drive in the fact has been automatically recognized, but the driver of CDC To install manually. As shown in the figure below




in Windows

In the explorer, open the automatically recognized optical drive, there is a virtual serial port driver inside.



3 , The steps to manually install the driver of the virtual serial port are as follows: First, find the first "With a yellow exclamation mark" in the device manager, and click the right mouse button to select "Update Driver Software" in the context menu (P)..."



4 , In the pop-up "Update Driver software" window, click "Browse computer to find driver software"




5 , Click the "Browse" button in the following screen




6 , In the browse folder window, select "Optical drive, and confirm"




7 , As shown below, click the "Next" button to start installing the driver





8 , It will pop up during installation " Security" pop-up window, click "Always install this driver software"



9 , After the driver is successfully installed, the following screen will be displayed



10' The second CDC The installation method of the virtual serial port driver is similar to the first one. When the drivers of the two virtual serial port driver and Installed drivers can be found in the software Virtual serial port. Downloading the software You may need to click the "Scan serial port" button to rescan to find the serial port)



5.10 ISP Download a description of related hardware options

Hardware options	When will the option take effect?
<input checked="" type="checkbox"/> 选择使用内部IRC时钟 (不选为外部时钟)	It needs to be powered up again to take effect
输入用户程序运行时的IRC频率 11.0592 MHz	Dynamic adjustment, effective immediately
<input checked="" type="checkbox"/> 振荡器放大增益 (12M以上建议选择)	It needs to be powered up again to take effect
<input checked="" type="checkbox"/> 使用快速下载模式	Only related to this download
设置用户EEPROM大小 0.5 K	It needs to be powered up again to take effect
<input type="checkbox"/> 下次冷启动时, P3.2/P3.3为0/0才可下载程序	Valid next time you download
<input checked="" type="checkbox"/> 上电复位使用较长延时	It needs to be powered on again to take effect
<input checked="" type="checkbox"/> 复位脚用作I/O口	, it needs to be powered on again to take effect
<input checked="" type="checkbox"/> 允许低压复位 (禁止低压中断)	, it needs to be powered on again to take effect
低压检测电压 2.20 V	, it needs to be powered on again to take effect
<input checked="" type="checkbox"/> 低压时禁止EEPROM操作	, it needs to be powered on again to take effect
<input type="checkbox"/> 上电复位时由硬件自动启动看门狗 看门狗定时器分频系数 256 <input checked="" type="checkbox"/> 空闲状态时停止看门狗计数	It needs to be powered up again to take effect
<input checked="" type="checkbox"/> 下次下载用户程序时擦除用户EEPROM区	Valid next time you download
<input type="checkbox"/> P2.0脚上电复位后为低电平 (不选为高电平)	It needs to be powered on again to take effect
<input type="checkbox"/> 串口1数据线 [RxD, TxD]切换到 [P3.6, P3.7]	, it needs to be powered on again to take
<input type="checkbox"/> TxD脚是否直通输出RxD脚的输入电平	effect, it needs to be powered on again to take
<input type="checkbox"/> P3.7是否为强推挽输出	effect, it needs to be powered on again to take
<input type="checkbox"/> 芯片复位后是否将PWM相关的端口设置为开漏模	effect, it needs to be powered on again to take
<input type="checkbox"/> 在程序区的结束处添加重要测试参数	effect Write together every time you download


Need to be powered up again to take effect: After the option is modified, the target chip needs to be powered off once (power failure), and then powered on again before the new setting takes effect. This ISP download is valid

Dynamic adjustment, effective immediately: This option is only related to this ISP download. It does not affect the next download. After the option

Only related to this download: Valid next time you download: After selecting this option, it will only take effect when the next download is made. The modification is invalid for this ISP download.

Write together every time you download: After selecting this option, the additional data will be written together during this download, which has nothing to do with the next download.

2. Use the user download command sent by the STC-ISP download software (USB project)



1, Download the latest version of [Download software](#)

2 Select the correct MCU model , turn

on "Reset to after receiving the user command" Monitor Program Area "Options page

4, Select " USB(HID) Mode", and set Equipment of VID and PID , STC In the provided example for " 34BF",

for " PID FF01 " Mode or

5, choose HEX text mode


6 , Set up a custom download command, it needs to be consistent with the custom

7 command in the code , select these two items, when the target code is recompiled the software, a reset command will be automatically

STC-USB Pattern of ISP download

Note: If you need to use this mode, you must [STC Provided](#)"

Set up a custom download command in the way shown in the figure. Add the code base to the project and follow the steps below [stc_usb_hid.h](#)




For detailed codes, please refer to "on the official website demonstration program" in the package, printing data information. For debugging"

STC MCU

5.12 ISP Download process and typical application circuit diagram


5.12.1 ISP Download flow chart (serial port download mode)



Note: [P3.0, P3.1] Make a download, For simulation (download, Simulation interface is only as a reference, not as a standard), If the user does not want to switch, stick to it. If you work or communicate as a serial port, When downloading the program, check "Next cold start" on the software you must download the program at that time."

[Note 1]: The burn protection pin of the new chips of STC15, STC8 series and later is P3.2/P3.3, and the burn protection pin of the earlier chips is P1.0/P1.1.

5.12.2 ISP Download flow chart (hardware, Software simulation, Serial port mode)




Note: [P3.0, P3.1] Make a download, For simulation (download, Simulation interface is, only as a download mode), If the user does not want to switch, stick to it. If you work or communicate as a serial port, When downloading the program, check "Next cold start" on the software you must download the program at that time."

[Note 1]: The burn protection pin of the new chips of STC15, STC8 series and later is P3.2/P3.3, and the burn protection pin of the earlier chips is P1.0/P1.1.

5.12.3

use STC-USB Link1D

Tool download, support online and offline download




ISP Download steps :

1 According to the connection method shown in the figure, 2 "Download" in the download software, "Program" button


download 3 start ISP

Note: If the use STC-USB Link1D To supply power to the target system, the total current of the target system will not be greater than 200mA. Otherwise it will lead to the following fails, the download fails.

Note: It is currently found to be used one power supply with thin wiring, due to the line is too thin, the pressure drop on the line is too large, to ISP The power supply is insufficient when downloading, supply a USB power supply when downloading, be sure to strengthen the line.



If the serial port on the user board receives there is a strong pull-up or a strong pull-down on the mouth (for example, in the receiving state), the pin may not be able to download, the user can send the fuse on the tool. Resistance replacement (actual measurement resistance value of the fuse is 0 Ohm)



above RMB35 It is equipped with all the above lines, and it subsidizes everyone at a loss.

STC-USB Link1D

Tool interface description

STC-USB Link1D

The tool is a serial

The upgraded version and functions are in

Two more have been added on the basis of

STC-CDC

port, which can be used as


USB

Link1


Go to the serial port to use.

tools

a universal [Please refer to the Appendix chapter for precautions for use](#)



Front view of the tool




Reverse side view of the tool

Pin number	Interface name	Interface function
1	User-Vcc	Only the user system supplies
2	S-RxD	power to this tool 2 Group 1 The sending pin of the serial port, the receiving pin of the serial port connected to
3	S-TxD	2 Group 1 STC-CDC the user's MCU, the receiving pin of the serial port, and the sending pin of the serial port
4	S-Vcc	Only power the user's system
5	S-P3.0	from this tool Use in progress The serial port sending pin when downloading, connected to the target MCU
		Use in progress Link1D SWD The data pin during hardware simulation, connected to the target MCU
6	S-P3.1	1 Group 1 STC-CDC The sending pin of the serial port is connected to the receiving pin of the serial port of the
		Use in progress Link1D ISP The serial port receiving pin when downloading, connected to the target MCU
6	S-P3.1	Use in progress Link1D SWD The clock pin during hardware simulation, connected to the target MCU
		1 Group 1 STC-CDC The receiving pin of the serial port is connected to the sending pin of the serial port of the
7	Gnd	Ground wire


5.12.4

Software simulation direct ISP

Download, it is recommended to try, simulation is not supported



Without making STC USB of STC8G/STC8H of MCU, Basically support software simulation. Download the user program, because now is Communication protocol, regardless of any version of the operating system, the driver that is installed in the system. Install the driver in the place shown.




ISP Download steps:

- 1, D-/P3.0, D+/P3.1 The port is connected and
- 2, will P3.2 with GND shorted PC-USB. On the board of the experimenter, press the button
- 3, Power up the target chip again. If the target chip has been powered off, it can be powered on directly; if the target chip is powered on, it needs to be powered off first. The chip is powered on after a power failure (cold start) and automatically recognized in the download software. After coming with The status has nothing to do with it.
- 4, Click "Download" in the download software. The "Program" button operation sequence of the download is different from that of the serial port. Click the download button first, and be sure to wait until the computer recognizes "Download".) STC USB Writer (HID1) "After the device is installed, you can click the download button."


5.12.5

Software simulation direct ISP

Download, it is recommended to try, simulation is not supported



Without downloading STC USB of STC8G/STC8H of MCU, Basically support software simulation. Download the user program, because now is Communication protocol, regardless of any version of the operating system, the download software is shown below. Install the driver in the place shown.



ISP Download steps:

1, D-/P3.0, D+/P3.1

The port is connected and

2, will P3.2 with GND shorted PC-USB. On the board of the experim Press the button

3, Power up the target chip again. If the target chip has been powered off, it can be powered on directly; if the target chip is powered on, it need

The chip is powered on after a power failure (cold start), automatically recognized in the download software "Identify"

After coming with The status has nothing to do with it.

4, Click "Download" in the download software, The "Program" The top operation sequence of the download is different from that of the serial

USB Click the download button first, and be sure to STC USB Writer (HID) "After the device is installed, you can click the download

wait until the computer recognizes " Download".)

5.12.6

Use one stone to kill two birds with one stone

USB

USB to serial tool that kills two birds with one stone

(Free shipping of RMB9, or free + free shipping)

Connect to computer/PC

Download steps :

ISP

↓ According to the connection method shown in the figure, click the "Program" button in the download software, start download.

Connect to the serial port tool and the target chip USB

↓ According to the connection method shown in the figure, click the "Program" button in the download software, start download.

ISP

suggest :


[P3.0/P3.1] Do not connect to any other circuits, keep the simulation port/ISP download programming port . If P3.0 is connected to other strong push-pull output circuits (such as RS485 circuit or RS232 circuit), diode isolation should be added to prevent the download from being affected.

If two strong push-pull pins are connected to one input pin at the same time , To prevent one pin from outputting a high level and the other from outputting a low level, resulting in a level conflict , it is recommended to make the following changes: (Choose one of them)

1. It is best to change the two strong push-pull pins to open-drain
2. Diode isolation should be added to both strong push-pull pins
3. One of the strong push-pull pins is isolated by a diode, and the other one is changed to open-drain.


Note: It is currently found to be used the power supply is insufficient when downloading, supply as the When it is downloading, be sure to strengthen the line.

ISP



A USB-to-serial port tool that kills two birds with one stone (free shipping for RMB 9, only one SIP7-SIP4 cable is included, and everyone will be subsidized at a loss)

5.12.8 use USB To dual serial port/TTL Download (no external crystal oscillator)



ISP Download steps :

1 Power off the target chip, be careful "Chip power failure" The transmission pin of the not to give it" Due to " chip is a strong push-pull output, which must be on the target chip. STC USB-2UART Kouhe" STC

USB-2UART "A diode is connected in series between the transmitting pins, otherwise the target chip cannot be completely powered of

The goal.


STC-ISP 3, click "Download" in the download software, "Program" button

4 Power up the target chip start ISP

Note: It is currently found to be use the power supply when downloading, due to the time is too thin, the pressure drop on the line is too large, re

ISP The power supply is insufficient when downloading, supply at the time, if over current, be sure to strengthen the line.

Note: If you use one without an external crystal oscillator, when downloading, it is highly recommended to select "Do not adjust, use the internally preset frequency", which can avoid substituting the frequency of the tool itself without an external crystal oscillator into the target chip when adjusting the frequency. As shown below:



5.12.9 use USB To dual serial port/TTL Download (automatic power failure/Power on)

The role of the diodes and resistors here is to prevent the USB device from powering the target chip. Since the USB device cannot be powered off during the power-off process of the target chip, the transmission pin of the USB device is generally a strong push-pull output, the current can reach more than 20mA, and the power consumption of the STC32G series of microcontrollers is extremely low, and the chip can work through the I/O power supply, so when using USB to serial port, the transmission pin of the USB device is generally a strong push-pull output, the current can reach more than 20mA, and the power consumption of the STC32G series of microcontrollers is extremely low. When TTL downloads the program to the target chip, it detects that an ISP download is required, MCU_VCC will automatically control the power failure for 0.5s and then power on for ISP download. Power will continue to be powered after the download is complete.

External crystal oscillator can be welded on the P1.6/P1.7 port RMB0.99 tax included

STC universal USB to dual serial port chip, comes with USB program at the factory, driver-free installation

USB to dual serial port chip can choose the following models:

- STC8H2K08U-45I-TSSOP20/SOP16, RMB0.99 (tax included)
- STC8H2K12U 2CDC+HID-TSSOP20/SOP16, RMB1.1 (tax included)
- STC8H8K64U-45I-TSSOP20/SOP16, RMB1.4 (tax included)
- STC USB-2UART-TSSOP20/SOP16, RMB1.4 (Tax included)

The latest version of the above comes with a USB-to-dual serial port program at the factory, which supports automatic power failure and power-on burning, which can save isolation diodes.

When the chip is powered on, the P3.5 output is low, and MCU_VCC is in the power supply state. When it detects that an ISP download is required, MCU_VCC will automatically control the power failure for 0.5s and then power on for ISP download. Power will continue to be powered after the download is complete.

If the power consumption of the target system is not large, 2SB1204 can be replaced by S8850

The role of the diodes and resistors here is to prevent the USB device from powering the target chip. Since the USB device cannot be powered off during the power-off process of the target chip, the transmission pin of the USB device is generally a strong push-pull output, the current can reach more than 20mA, and the power consumption of the STC32G series of microcontrollers is extremely low, and the chip can work through the I/O power supply, so when using USB to serial port, the transmission pin of the USB device is generally a strong push-pull output, the current can reach more than 20mA, and the power consumption of the STC32G series of microcontrollers is extremely low. When TTL downloads the program to the target chip, it detects that an ISP download is required, MCU_VCC will automatically control the power failure for 0.5s and then power on for ISP download. Power will continue to be powered after the download is complete.

These two ports are the second set of serial ports. The first set is used for download or communication, and the second set of serial ports is used for serial communication.

When the chip is powered on, the P3.5 output is low, and MCU_VCC is in the power supply state. When it detects that an ISP download is required, MCU_VCC will automatically control the power failure for 0.5s and then power on for ISP download. Power will continue to be powered after the download is complete.

If the power consumption of the target system is not large, 2SB1204 can be replaced by S8850


STC universal USB to dual serial port chip, comes with USB program at the factory, driver-free installation

USB to dual serial port chip can choose the following models:


- STC8H2K08U-45I-TSSOP20/SOP16, RMB0.99 (tax included)
- STC8H2K12U 2CDC+HID-TSSOP20/SOP16, RMB1.1 (Tax included)
- STC8H8K64U-45I-TSSOP20/SOP16, RMB1.4 (tax included)
- STC USB-2UART-TSSOP20/SOP16, RMB1.4 (tax included)

The latest version of the above comes with a USB-to-dual serial port program at the factory, which supports automatic power failure and power-on burning, which can save isolation diodes.

5.12.10 use USB To dual serial port /RS485 Download (5.0V)



5.12.11 use USB To dual serial port /RS485 Download (3.3V)



STC-ISP

Downloading the software The relevant setting interface is as shown below :



The detailed description of the settings

is as follows : "Receive control settings", "Send control settings", "Enable the target chip next time" (Don't pay attention if the user product needs to be reliable, but you need to check this option every time you download) and "Enable when downloading" (Make a control download). This time use the mode downloads the target MCU.


7.3. x

For microcontrollers with firmware version, microcontrollers with firmware version supported


7.4. x

equal to or greater than the firmware version are required to be well supported.


5.12.12 use USB To dual serial port/RS232 Download (5.0V)



5.12.13 use USB To dual serial port/RS232 Download (3.3V)



5.12.14 use U8-Mini Tool download, supported Online and offline downloads, simulation can also be supported



Download steps :

ISP

4 According to the connection method **U8-Mini** Connect to the target chip shown in the figure, **click** "Download" in the download software, "Program" button **start** download **ISP**

Note: If you use **U8-Mini** To supply power to the target system, the total current of the target system will be greater than load to fail.

Note: It is currently found to be used the power supply **U8-Mini** carrying out loading, due to the line is too thin, in the pressure drop on the line is too large,

to **ISP** The power supply is insufficient when downloading, supply of the **U8-Mini** when downloading, be sure to use **U8-Mini** to use

To use **U8-Mini** For simulation, you must first **U8-Mini** Set to pass-through mode. **U8W/U8W-Mini** realize **USB** To serial port

The method of pass-through mode is as follows :

1, first **U8W/U8W-Mini** The firmware must be upgraded to **U8W/U8W-Mini** versions

of all **U8W/U8W-Mini** After power-up, it is in normal download mode. At this time (Power supply) **U8W/U8W-Mini** Don't release the button, click again

Key2 the (power) button on the tool, then release the (power) button, Release **U8W/U8W-Mini** will

enter **USB** Go to serial port pass-through mode. (Press **U8W/U8W-Mini** release, release **U8W/U8W-Mini**)

5 **U8W/U8W-Mini** The tool is just simple **USB** The serial port does not have offline download function, if you need

3 Enter pass-through mode **U8W/U8W-Mini** The original function, just click separately again (Power supply) Just press the button

USB interface

Micro-USB interface

Toggle switch

Dial here to upgrade the tool firmware

Dial here to burn the user program

updateUSWMini

System program button

Offline burning user program button

Programming

interface User- Only power this tool from the user's system to ground

P1.0/P3.2: (used when setting the pin for burning protection) to ground (used when setting the pin for burning protection)

P1.1/P3.3: ground (used when setting the pin for burning protection)

S-Vcc: Only power the user's system from this tool and connect the slave to the machine P.


S-P3.0: 30 Connected to the slave P. 31

S-P3.1: 30 Connected to the slave P. 31

Gnd: Ground wire

STC MCU

5.12.15 use U8W Tool download, support ISP Online and offline downloads, simulation can also be supported



1 According to the connection method


shown in the figure, 2 click **STC-ISP**
"Download" in the download software, **"Program"** button
 download 3 **start** ISP

Note: If you use U8W To supply power to the target system, the total current of the target system will be greater than load to fail.

ISP Download steps (in-board mode)

1 Place the chip in the direction where the feet are close to the locking wrench and the feet are flush downwards. **Download** in the download software, click **"Program"** button
 3 **start** ISP download

Note: It has been found that ^{USB} Line power supply is insufficient when downloading, supply as the ^{USB} When it is downloading, be sure to strengthen the line.



STC

To use U8W For simulation, you must first U8W Set to pass-through mode U8W/U8W-Mini realize USB To serial port pass-through mode

The formula

is as follows U8W/U8W-Mini The firmware must be upgraded to a higher version

first of all U8W/U8W-Mini After power-up, it is in normal download mode. At this time (Download) Don't release the button, click again

Key2 the (power) button on the tool, then release the (power) button. Release again (Download) Button, U8W/U8W-Mini will


enter USB Go to serial port pass-through mode. (Press Key2 release, release Key2 Key1)

U8W/U8W-Mini The tool is just simple USB The serial port does not have offline download function, if you need

3 Enter pass-through mode U8W/U8W-Mini The original function, just click separately again (Power supply) Just press the button Key2



5.12.16 use RS-232 Converter download, can also support simulation




Download steps : ISP

- 1 Power failure to the target chip
- 2 click "Download" in the download software, "Program" button
- 3 Power up the target chip

5.12.17

use PL2303-GL

Download, simulation can also be supported



ISP Download steps :

6 Power failure to the target

USB Power failure to serial port chip (such as : CH340 etc.) PL2303-GL

chip, be careful not to give the transmission pin of the serial chip to the serial port is generally a strong push-pull output, which may be on the target


A diode is connected in series between the transmitting pins, otherwise the target chip cannot be completely powered off, and the target

STC-ISP 8? click "Download" in the download software, "Program" button

9 Power up the target chip

Note: It has been found that USB Line power supply is unreliable, due to the line is too thin, if the pressure drop on the line is too large, the use of power supply is insufficient when downloading, so please set the current when downloading, be sure to strengthen the line.


5.12.18 Single chip microcomputer power control reference circuit




STC MCU

5.13 use STC Kill two birds with one stone Turn to dual serial port simulation MCU

Let's briefly introduce the USB-to-dual-serial tool that kills two birds with one stone. 1. The appearance diagram of the USB-to-dual-serial tool that kills two birds with one stone with one stone. :




2. Several USB-to-dual serial port tools for killing two birds with one stone Commonly used connection lines :




3. Kill two birds with one stone with SIP7-USB-TypeC to simulate/burn the STC8 series MCU. The hardware connection diagram is as follows :




4. Kill two birds with one stone with SIP7-USB-TypeA to simulate/burn the STC8 series MCU. The hardware connection diagram is as follows :



5. Kill two birds with one stone with SIP7-SIP4/2.54mm ordinary socket to simulate/burn the STC8 series MCU. The hardware connection diagram is as follows :



6. Kill two birds with one stone, the USB extended USB-CDC serial port 1 emulates; the extended USB-CDC serial port 2 communicates with other serial ports, and the hardware connection diagram is as follows:



STC MCU

To set up killing two birds with one stone as an ordinary download tool, you can refer to this post on the forum of this official website : <https://www.stc8mcu.com/forum.php?mod=viewthread&tid=240&highlight=%E4%B8%80%E7%AE%AD%E5%8F%8C%E9%9B%95>

5%8F%8C%E9%9B%95

拿到 USB 转双串口工具后可对其烧录不同的固件来实现不同的功能。例如做串口工具、做烧录工具、做 OLED 示波器等。固件烧录流程如下：

- 1) 使用 USB-TypeC 数据线或者通过 USB-TypeA 接口连接核心板到电脑；
- 2) 按住 P3.2 口按键不放；
- 3) 按一下电源开关按键（按下-松开），然后可松开 P3.2 口按键；

正常情况下在 STC-ISP 软件上就可以识别出“STC USB Writer (HID1)”设备：

1. 选择MCU型号

2. 选择一简双串的USB下载模式

3. 打开程序文件

4. 选择程序路径

5. 选择程序

6. 点击打开

7. 只能选择24MHZ的运行时钟

8. 下载程序





The software settings are as follows: 8. First go to the official website to download the latest STC-ISP software. As of now, the latest version is STC-ISP (6.91J), especially for simulation. The stcom51 simulation driver version of STC-ISP (6.91J) has been updated to v1.18. After internal repetition, the stcom51 simulation driver version of STC-ISP (6.91J) has been updated to v1.18. The test has been very stable. (Download address: [Tool Software-Shenzhen Guoxin Artificial Intelligence Co., Ltd.](http://www.stc.com.cn))



9. Update the STC resources in KEIL: add the firmware and chip model of the STC emulator to KEIL.

(This step is recommended even if you download the software update to ensure that the simulation drivers are all up-to-date)



10. Now start the port and For the simulation steps, STC8H8K64U Set to emulation chip, STC8H8K64U Currently only supports strings
 direct simulation. USB put KEIL (P3.0/3.1 is selected here) AS an emulation port, so there can be no occupation in the program. quote


The function of the foot, the simulation precautions will also be explained. The program is tested, it is easier to observe the results!

Light The chip, and then perform the following settings to set the Kaitian Axe as the simulated main control chip.


up one first At this time connect. The frequency must be the same as the master clock set in the program!




11 , Kaitian Axe is set to the simulation chip, open For projects under construction, go directly the path of the simulation in.



12 , So that it can be compiled and debugged.



13 , The following interface appears, indicating that the simulation mode has been successfully entered, and then you can use the functions



5.14 STC-ISP Download software advanced application

5.14.1 release project program


The function of publishing the project program is mainly to package the user's program code and related option settings into a program that can directly download and program the target chip. Super simple executable file of the user's own interface.

Regarding the interface, users can customize it by themselves (users can modify the title, button name, and help information of the publishing project program by themselves), and at Number, after specifying the hard disk number of the target computer the same time, users can also specify the hard disk number of the target computer and the system of the target chip. The publishing application can only run on the specified computer.


Can't prevent it Of course there is no way to steal your computer. The offline download tool is better than electricity Brain burning safe Number of burning chips Let the front desk clerk burn You can let copied to another computer, the application cannot run. The same, When the number of the target chip is specified, the user code can only be downloaded to the target chip. (For a device to Products that sell tens of millions are particularly easy to the customer to upgrade by themselves No need to risk your life to go to war-torn Iraq Software) Other chips with inconsistent numbers cannot be downloaded and programmed. ID

The detailed steps for publishing the project program are as follows :


- 1, First select the model of the target
- 2 chip , open the program code file , and set
- 3 the corresponding hardware options




- 4, Try to burn the chip, and write down the target chip number, as shown in the figure below, The number is 001364" (If the target chip is not required Verify the number, you can skip this step)




5 , Set the automatic increment (if you do not need the automatic increment, you can skip this step)



6, Set up RS485 Control information (if not require control, you can skip this step)



- 7, Click the "Read local hard disk Number" button on the interface, and write down the hard disk number of the target computer (if the target computer has a hard disk). Verify the number, you can skip this step)



- 8, Click the "Publish Project program" button to enter the settings interface of the publish application.
- 9, According to their respective needs, modify the title of the published software, the name of the download button, the name of the repeat button, and the name of the automatic increment


Name and help information

_____, if you need to verify the hard disk number of the target computer You need to check "Verify hard disk number" and enter the previous number at the back. 10

The hard disk number of the target computer


11 , if you need to verify the target chip ID "Number", and enter the front in the text box at the back

The recorded target chip ID "Verify chip number"



12 , Finally click the publish button, save the project publishing program, and you can get the corresponding executable file. The publish

The picture below is as follows



5.14.2

The program is encrypted and transmitted (the serial port analyzes the program during anti-burning)

Currently, all ordinary serial port downloads are burned. Recording programming is used. Clear code communication (When the computer communicates with the target chip), problem: If the programmer downloads the data of the serial port communication during programming and draw a line on the serial port during programming, and analyze the actual data by analyzing the serial port communication. User program code. It's better to download a board burning program than to burn a program with a computer. (Prevent the burner from easily stealing the program from the computer, such as sending it over the internet, such as through the internet. It's hard to prevent it from being baked away. Even if it is, if you steal your computer, there's no way to do that, so the boss can burn it, let the boss burn it.) The world's first offline download tool, which is important to prevent the illegal distribution of the program. The program encryption and transmission function provided by the single-chip microcomputer, in the process of offline download tool burning, the actual user program code is analyzed by analyzing the data of serial communication, but to meet the requirements, which requires the use of the latest STC. After the program is encrypted, the transmission and download is that the user first encrypts the program code through his own set of key through the serial port. At this time, the encrypted file is downloaded and transmitted, and the encrypted garbled code is analyzed through the serial port into your company, you will not be able to download the encrypted file. Stealing the encryption key in your computer has no value, and it can't be done by monitoring the serial port when burning the program.

The use of the transmission function after the program is encrypted requires the following steps :

- 1, Generate and save a new key

As shown in the figure below, go to the "Transmission after program encryption" page and click the "Generate New key" button to display the newly generated key in the buffer.


The key file (Note: This key file must be saved well. All code files released in the future need to be encrypted with this key, and the generation of this key is non-repetitive, that is, it is impossible to generate two identical keys at any time. For example, we save the key as "New.k".)




- 2, Encrypt the code file


Before encrypting the file, we need to open our own key first. If our key is already stored in the buffer, don't open it again. As shown in the figure below, click the "Open Key" button on the "Transfer after Program Encryption" page to open the key file we saved as "New.k", then return to the "Program encrypted transmission" page and click the "Encryption code" button, as shown in the

"Open source file (unencrypted)" will pop up a dialog box, at this time the original unencrypted code file is selected




After clicking the open button, a similar dialog box will pop up immediately, but at this time it is a conversation to save the encrypted file. As shown in the figure below, click the save button to save the encrypted file.






3 , Update the user key to the target chip

Before updating the key, we need to open our own key first. If our key is already stored in the buffer, don't open it again. As shown in the figure below, click the "Open Key" button on the "Custom Encryption Download" page to open the key file we saved earlier, for example, the key is opened. The options of "The code is generated" check the option "Update the user key before downloading the user code" and "This time is the encryption code", then open our previously encrypted file, and click "Download" in the lower left corner of the interface after opening. The "Program" button updates the user key after downloading the target chip in the normal way.



4 , Encrypt and update user code

After the key is successfully updated, the target chip has the function of receiving the encryption code and restoring it. If you need to update the code, you only need to refer to the method of the second step to encrypt the object code, and then as shown in the figure




For a new piece ^{STC} Single chip microcomputer, the steps ^{And steps} are completed, and the key is about to be updated to the target chip. You can download the encrypted code to the MICROCONTROLLER together (That is, the key is burned into the target chip), then subsequent code updates only need to follow the steps, you only need to select the option "The code downloaded this time is in the "Program Encrypted transmission" page (The option "Update the user key before downloading" ~~the open the file~~ does not click the "Download Programming" button in the lower left corner of the interface to program the target chip in the normal way. The download can complete the purpose of updating the user code with the user's own encrypted file (The purpose of preventing the burning person from analyzing the code through the monitoring serial port when burning the program).


5.14.3 Publish project program. The program is encrypted and used in combination with the transmission

Two new special functions, the release of the project program and the transmission after the program is encrypted, can be used in combination. The program is encrypted can ensure the confidentiality of the user code during the serial communication transmission process during programming. The function of remote upgrade for end users (The personnel of the solution company do not need be present in person). Therefore, the combination of the two functions can be used for the purpose of program company manufacturers to allow end users to update the software of the terminal product by themselves when the software is updated. The programmers cannot analyze useful programs through the serial port. It is strongly recommended that the program company use it.

The release project program can be completed in three steps, the schematic diagram is as follows :




After the program is encrypted, the encryption steps are as follows :



User-defined download (to achieve non-stop download) 5.14.4

Download the user's target program to the single-chip microcomputer is executed by the programmer. The programmer is specialized with the host computer. Communication is achieved. But inside the MCU, the system code will only be executed every time there is a power failure and then the users are required to power up again every time they need to update the program of the target MCU. Accessing the target MCU, accessing the target MCU, the chip, they also need to pull down the port to the target MCU during power-up. In the development stage, frequent code changes are required. Update the code, every time you download it, you need to power it up again, which will cause the operation to be very troublesome.

During the hardware design of the single-chip microcomputer, a soft reset register that users can set this register by IAP_CONTR. It's up to the device to decide the user code after reset or reset to District execution system code. Current direction register IAP_CONTR. Write 0x20 the time, IAP_CONTR. When the register is written, Reset after reset. to ISP CPU. Re-execute the user code after reset, when CPU 0x60. To achieve non-stop power ISP. Download, the user can design a piece of code in the program, such as detecting a special button, or monitoring the control serial port waits for a special serial port command, and when it detects that the download conditions are met, the soft reset register. The download system code in the user code. When the trigger power button is an external key, it is monitored in real time in the user code. Just press the status. To achieve full synchronization between the software and the user-triggered soft reset, you need to use the software program. The function of "reset to the monitoring program area after receiving the user command".



Achieve non-stop download. The steps to download are as follows :

1 , Write user code, and add a serial port command monitoring program to the user code

(The reference code is as follows, the test MCU model is STC8H8K64U)

```
#include "stc8h. h"

#define FOSC 11059200UL
#define BAUD (65536 - FOSC/4/115200)
```

```
char code *STCISPCMD = "@STCISP#";
char index;
```

// Custom download command

```
void uart_isr() interrupt 4
{
```

```
    char dat;
```

```
    if (TI)
```

```
    {
```

```
        TI = 0;
```

```
    }
```

```
    if (RI)
```

```
    {
```

```
        RI = 0;
```

```
        dat = SBUF;
```

// Receive serial data

```
        if (dat == STCISPCMD[index])
```

// Determine whether the received data matches the current command character

```
        {
```

```
            index++;
```

// If it matches, index +1

```
            if (STCISPCMD[index] == '0')
```

// Determine whether the command is matched,

```
                IAP_CONTR = 0x60;
```

// and if the match is completed, the soft reset is to

```
        }
```

```
    else
```

```
    {
```

```
        index = 0;
```

// If it doesn't match, You need to start from scratch

```
        if (dat == STCISPCMD[index])
```

```
            index++;
```

```
    }
```

```
}
```

```
}
```

```
void main()
```

```
{
```

```
    P0M0 = 0x00; P0M1 = 0x00;
```

```
    P1M0 = 0x00; P1M1 = 0x00;
```

```
    P2M0 = 0x00; P2M1 = 0x00;
```

```
P3M0 = 0x00; P3M1 = 0x00;
```

```
SCON = 0x50;
```

```
AUXR = 0x40;
```

```
TMOD = 0x00;
```

```
TH1 = BAUD >> 8;
```

```
TL1 = BAUD;
```

```
TR1 = 1;
```

```
ES = 1;
```

```
EA = 1;
```


```
index = 0;
```

```
while (1);
```

// Serial port initialization


// Initialization command

2, Follow the steps shown in the figure to set up a custom download command (Default is "send")



3, You need to power up the target MCU again during the first download, and you only need to click "Download" in the download software. After clicking the Download Button, the download software automatically sends the download command to the target MCU, and the target mcu automatically resets. In the ISP Area, you can achieve non-stop power-up update of the user code.

It can also realize the fully automatic download function during the project development phase, that is, when the download command will be automatically sent. To achieve this function, you only need to check any of the two options in the figure.




5.14.5 How to simply control the number of downloads, the number of download

The number of

MCU


-----Download log Publish advanced application of the project

The first step is to turn on the download log function



1, Open the

"Publish Online Download Logging Settings" to open the following window



1, Check "Enable online ISP Download the log recording function"

2, click the "Browse" button to select the directory


3 where the log file is stored, and click "OK" to confirm

After the setting is complete, all the subsequent download information downloaded online will be automatically recorded in the file, and the file name and dates have the extension log


Step 2. Export from the downloaded Number list to list file ID

log file (Note: Ver6.92D Version and later ISP The software can be automatically imported from the list to import it automatically, you can skip this step)

1, Open the log file of the target date from the log file storage directory (for example, open the Log of the day, then open the log text "In the file storage directory" 20230822.log) The logging format is as shown in the figure below:



2, Copy from the log file ID Enter the number into a list file, as shown in the figure below



The third step is to import the list file when publishing the project and automatically import from the log, you can skip to the fourth step)




1. Click the "Publish Project Program" button in the download interface

2. Check "Check chip


3. Click "Import

4. Number", select "Import

5. from List file", open the list file exported in the previous step




6 , After the list is successfully imported, the file successfully imported will be displayed in the number text box



7 , And finally click the "Publish" button to publish the project.

Step 4. Automatically import from the log file when publishing the project program ID




1. Click the "Publish Project Program" button in the download interface

2. Check "Check chip


3. Click "Import ID

4. Number", select

"Import from download log file"



- 5、Open the log save directory
- 6、Set the start time and end time of the logs that need to be imported
- 7、Select the one that needs to be imported
After the serial number and list of the
- 8 number are successfully imported, the following just imported will be displayed in the number text box




9 , And finally click the "Publish" button to publish the project.

6 Clock, reset and power management, chip-on-chip operation process

6.1 System clock control

The system clock controller is a high-precision peripheral systems provide a clock source, the system clock has a clock source to choose part of the single-chip microcomputer internal crystal oscillator. The user can enable and disable each clock separately through the register. The internal clock division is provided to achieve the purpose of reducing power consumption.

After the microcontroller enters the power-down mode, the clock controller will turn off all clock sources




System clock structure diagram

6.2 Chip-on-chip operation process :

Power-on reset, Reset foot reset, Watchdog reset, When the low voltage detection is reset, the chip defaults to execute the code, at the Fixed use of internal high speed 24MHz IRC Clock, when you need to download the user program and reset to the user program area after the download. When you want to download and reset directly to the user program area, the default is to use the High speed oscillator. When the user downloaded last time. Use an external high-speed crystal oscillator and an external low-speed oscillator. The crystal oscillator. You need the user software to start the corresponding timer or internal register is switched. IRC 32.768KHz Clock, and then through the settings CLKSEL.

The startup process is as follows :



6.3 Related registers

symbol	description	address	Bit address and symbol								Reset value
			B7	B6	B5	B4	B3	B2	B1	B0	
CLKSEL	Clock selection register	FE00H	-	-	-	-	-	-	-	MCKSEL[1:0]	xxxx,xxx0
CLKDIV	Clock divider register	FE01H									mmmm,mmmm
HIRCCR	Internal high-speed oscillator control register	FE02H	ENHIRC	-	-	-	-	-	-	HIRCST	1xxx,xxx0
XOSCCR	External crystal oscillator control register	FE03H	ENXOSC	XITYPE	-	-	-	-	-	XOSCST	00xx,xxx0
IRC32KCR	<small>inside 32K</small> Oscillator control register	FE04H	ENIRC32K	-	-	-	-	-	-	IRC32KST 0xxx,xxx0	
MCLKOCR	Master clock output control register	FE05H	MCLKO_S	MCLKODIV[6:0]							0000,0000

STC MCU

6.3.1 System clock selection register (CLKSEL)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
CLKSEL	FE00H								MCKSEL[1:0]

MCKSEL[1:0] : Master clock

source selection	MCKSEL[1:0]	High speed and high precision inside the main clock source
00		External crystal oscillator or external clock
01		External crystal oscillator or external clock
10		external clock internal low speed 32KHz IRC
11		

6.3.2 Clock divider register (CLKDIV)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
CLKDIV	FE01H								

CLKDIV : Master clock division coefficient. System clock Yes to the master clock The clock signal after frequency division.

CLKDIV	System clock frequency
0	MCLK/1
1	MCLK/1
2	MCLK/2
3	MCLK/3
...	...
x	MCLK/x
...	...
255	MCLK/255

Note: After the user program is reset, the system will automatically use the initial value of the device. The initial value of the device is 0, which means that the system clock is the same as the master clock.

6.3.3 Internal high speed and high precision control register (HIRCCR)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
HIRCCR	FE02H	ENHIRC	-	-	-	-	-	-	HIRCST

ENHIRC : Internal high speed and high precision control bit

0 : Close the internal high precision

1 : Enable internal high precision

HIRCST : Internal high speed and high precision stability flag. (Read-only bit)

After it is enabled from the stopped vibration state, a period of time must pass before the frequency of the oscillator will stabilize.

After stabilization, the clock controller will automatically position the flag. So when the user program needs to switch the clock to use the internal high speed and high precision oscillator, it must first set the enable oscillator, and then keep querying the oscillator stability flag.

When, you must first set the enable oscillator, and then keep querying the oscillator stability flag. ENHIRC=1 HIRCST becomes 1, before the clock source can be switched.

6.3.4 External oscillator control register (XOSCCR)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
XOSCCR	FE03H	ENXOSC	XITYPE	-	-	-	-	-	XOSCST

ENXOSC : Enable bit of external crystal oscillator

0 : Turn off the external crystal oscillator

1 : Enable the external crystal oscillator

XITYPE : External clock source type

0 : The external clock source is an external clock signal (or active crystal oscillator). The signal source only needs to be connected to the microcontroller

The port is fixed as a high-impedance input mode, which can be used to read

XOSCST : The frequency stability flag of the external crystal oscillator. The external clock source is a crystal oscillator. The signal source is connected to the microcontroller

When the external crystal oscillator is enabled from the stopped state, it must pass a period of time before the frequency of the oscillator will stabilize. When the frequency of the oscillator is stable, the clock control switch automatically switches to the external crystal oscillator. Also, when the oscillator is enabled, the oscillator stability flag is set to 1. When using the crystal oscillator, enable the oscillator, then keep querying the oscillator stability flag until the flag bit becomes 1. Only then can the clock source be switched.

6.3.5 inside 32KHz Low speed IRC Control register (IRC32KCR)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
IRC32KCR	FE04H	ENIRC32K	-	-	-	-	-	-	IRC32KST

ENIRC32K : internal 32K Low speed IRC Enable bit

0 : Close the interior

1 : Enable internal

IRC32KST : internal 32K Low speed IRC Frequency stability flag (Read-only bit)

When inside 32K Low speed IRC After it is enabled from the stopped vibration state, a period of time must pass before the frequency of the oscillator is stable, the clock control switch automatically switches to the internal low speed, which must first be set to 1. Enable the oscillator, and then keep querying the oscillator stability flag until the flag bit becomes 1. Only then can the clock source be switched.

6.3.6 Master clock output control register (MCLKOCR)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
MCLKOCR	FE05H	MCKO_S	MCLKODIV[6:0]						

MCLKODIV[6:0] : Master clock output frequency division coefficient

(Note: The clock source of the master clock divider output is through system clock after divider)

MCLKODIV[6:0]	System clock divider output frequency
0000000	Does not output clock
0000001	SYSClk/1
0000010	SYSClk /2
0000011	SYSClk /3
...	...
1111110	SYSClk /126
1111111	SYSClk /127

MCKO_S : System clock output pin selection

0 : System clock divider output to Mouth

1 : System clock divider output to mouth

6.4 STC12H Inside the series IRC Frequency adjustment

The series of microcontrollers are integrated with a high-precision internal oscillator. Download the software to download when ISP. The downloaded software will be selected according to the user. The set frequency is automatically selected, and the value can be adjusted to \pm after the frequency is within the full temperature range ($-40^{\circ}\text{C} \sim 85^{\circ}\text{C}$). The temperature drift can reach $-1.35\% \sim 1.30\%$.

Inside the series IRC. There are two frequency bands, the center frequency of the frequency band. Frequency band adjustment range: 35MHz. The adjustment range of the frequency band is approximately 35MHz. (Note: different chips and different There may be a manufacturing error of about 39.5MHz% in the generated batch). After actual testing, the maximum operating frequency of some chips can only be set when the frequency should not be higher than.

Note: For general users, internal IRC. You don't need to care about the adjustment of the frequency, because the frequency adjustment has been completed automatically. Therefore, if the user does not need to adjust the frequency, it cannot be modified at will, otherwise it can be by himself, then the following related functions will lead to changes in the operating frequency.

If the user needs to dynamically select the preset frequency of the chip in his own code, please refer to the IRC preset frequency list and the sample program of "User-defined internal frequency".

inside IRC. Frequency adjustment mainly uses the following registers to adjust

Related registers

symbol	description	address	Bit address and symbol							Reset value	
			B7	B6	B5	B4	B3	B2	B1		B0
IRCBAND	IRC Frequency band selection	9DH	-	-	-	-	-	-	-	SEL	0000,00mm
LIRTRIM	frequency fine-tuning register	9EH	-	-	-	-	-	-	-	LIRTRIM[1:0]	0000,00mm
IRTRIM	IRC Frequency adjustment register	9FH	IRTRIM[7:0]								mmmm,mmmm
CLKDIV	Clock divider register	FE01H	CLKDIV[7:0]								mmmm,mmmm

6.4.1 IRC Frequency band selection register (IRCBAND)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
IRCBAND	9DH	-	-	-	-	-	-	-	SEL

SEL: Frequency band selection

- 0: Choose 20MHz Frequency band
- 1: Choose 35MHz Frequency band

6.4.2 inside IRC Frequency adjustment register (IRTRIM)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0	
IRTRIM	9FH	IRTRIM[7:0]								

IRTRIM[7:0]: Internal high precision Frequency adjustment register IRC

IRTRIM Yes IRC. Frequency 256. For the adjustment of each level, the frequency value adjusted by each level is linearly distributed. There will be fluctuations in the ministry. Macroscopically, the frequency adjustment ratio at time each level is approximately $(\frac{1}{256})$. The frequency of the time is about 1.24% (the frequency adjusted at each level). The maximum value is approximately 0.55%, the minimum value is about 0.24%, so it will cause local fluctuations.

6.4.3 inside IRC Frequency trimmer register (LIRTRIM)

symbol	address	B7	B6	B5	B4	B3	B2		B0 B1
LIRTRIM	9EH	-	-	-	-	-	-		LIRTRIM[1:0]

LIRTRIM[1:0] : Internal high precision IRC Frequency fine-tuning register

LIRTRIM Yes IRC frequency is adjustable of levels ,

LIRTRIM[1:0]	Adjusted frequency range
00	Do not fine-tune the
01	adjustment about 0.10%
10	adjust approximately 0.04%
11	adjust approximately 0.10%

The frequency range adjusted by each level is shown in the following table :

6.4.4 Clock divider register (CLKDIV)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
CLKDIV	FE01H								

CLKDIV : Master clock division coefficient. System clock Yes to the master clock The clock signal after frequency division.

CLKDIV	System clock frequency
0	MCLK/1
1	MCLK/1
2	MCLK/2
3	MCLK/3
...	...
x	MCLK/x
...	...
255	MCLK/255

The adjustable range of the two frequency bands inside the series 27MHz and 25.3MHz ~ 43.6MHz although

is the upper limit of the frequency band, which can be adjusted to memory inside the chip cannot be run Above speed ,

Therefore, the internal frequency set by the user when downloading cannot be higher than recommended that users set it to 40MHz


IRC When users need a lower operating frequency, they can use the register divides the adjusted frequency by frequency. For example, the us

11.0592MHz The frequency of using the internal cannot get this frequency if he needs to adjust it directly, but it can be adjusted internally t

22.1184MHz, in use CLKDIV Proceed 2 Divide by frequency to get 11.0592MHz

6.4.5 Divide out 3MHz Example of the user's working frequency, and the user dynamically changes the fr

In order to get The frequency can be used Different methods. When downloading, the first in progress select the internal operating frequency to be As shown in the figure below ,



Then select the clock source as internal in the code CLKDIV The register divides the frequency.

C Language code

// The test operating frequency is 24MHz

```

#include "reg51.h"
#include "intrins.h"

#define CLKSEL          (*(unsigned char volatile xdata *)0xfe00)
#define CLKDIV          (*(unsigned char volatile xdata *)0xfe01)
#define HIRCCR          (*(unsigned char volatile xdata *)0xfe02)
#define XOSCCR          (*(unsigned char volatile xdata *)0xfe03)
#define IRC32KCR       (*(unsigned char volatile xdata *)0xfe04)

sfr P_SW2
sfr IRTRIM            = 0xba;
sfr P0M1              = 0x9f;
sfr P0M0
sfr P1M1              = 0x93;
sfr P1M0              = 0x94;
sfr P2M1              = 0x91;
sfr P2M0              = 0x92;
sfr P3M1              = 0x95;
sfr P3M0              = 0x96;
sfr P4M1              = 0xb1;
sfr P4M0              = 0xb2;
sfr P5M1              = 0xb3;
sfr P5M0              = 0xb4;
sfr P5M1              = 0xc9;
sfr P5M0              = 0xca;

void main()
{
P0M0 = 0x00;
P0M1 = 0x00;
P1M0 = 0x00;

```



```

P1M1 = 0x00;

P2M0 = 0x00;

P2M1 = 0x00;

P3M0 = 0x00;

P3M1 = 0x00;

P4M0 = 0x00;

P4M1 = 0x00;

P5M0 = 0x00;

P5M1 = 0x00;

P_SW2 = 0x80;

CLKSEL = 0x00;

CLKDIV = 0x08;

P_SW2 = 0x00;

IRTRIM++; //IRC Fine-tune the frequency up % (pay attention to the judgment boundary)
// IRC Fine-tune the frequency down % (pay attention to the judgment boundary)
IRTRIM--;

while (1);

}

```

IRC (/) Choose internal

// Clock divider

Assembly code

The test operating frequency is 24MHz

P_SW2	DATA	0BAH
IRTRIM	DATA	09FH
CLKSEL	EQU	0FE00H
CLKDIV	EQU	0FE01H
HIRCCR	EQU	0FE02H
XOSCCR	EQU	0FE03H
IRC32KCR	EQU	0FE04H
P0M1	DATA	093H
P0M0	DATA	094H
P1M1	DATA	091H
P1M0	DATA	092H
P2M1	DATA	095H
P2M0	DATA	096H
P3M1	DATA	0B1H
P3M0	DATA	0B2H
P4M1	DATA	0B3H
P4M0	DATA	0B4H
P5M1	DATA	0C9H
P5M0	DATA	0CAH
	ORG	0000H
	LJMP	MAIN
	ORG	0100H
MAIN:		
	MOV	SP, #5FH
	MOV	P0M0, #00H
	MOV	P0M1, #00H
	MOV	P1M0, #00H
	MOV	P1M1, #00H
	MOV	P2M0, #00H
	MOV	P2M1, #00H

```

MOV      P3M0, #00H
MOV      P3M1, #00H
MOV      P4M0, #00H
MOV      P4M1, #00H
MOV      P5M0, #00H
MOV      P5M1, #00H

```

```

MOV      P_SW2, #80H
MOV      A, #00H
MOV      DPTR, #CLKSEL
MOVX     @DPTR, A
MOV      A, #08H
MOV      DPTR, #CLKDIV
MOVX     @DPTR, A
MOV      P_SW2, #00H

```

; Choose internal

; Clock divider

```

INC      IRTRIM
DEC      IRTRIM

```

;IRC Fine-tune the frequency up % (pay attention to the judgment boundary)

;IRC Fine-tune the frequency down % (pay attention to the judgment boundary)

```

JMP      S

```

```

END

```

STC MCU

6.5 System reset

STC12H The reset of the series of microcontrollers is divided into two types: hardware reset and software reset.

When the hardware is reset, the values of all registers will be reset to their initial values, and the system will re-read all hardware options. At the same time, power-up waiting is carried out according to the power-up waiting time set by the hardware options. Hardware reset mainly includes:

Power-on reset (POR) (nearby 1.7V)

Low voltage reset (LVR) (RESET < 2.0V, 2.4V, 2.7V, 3.0V nearby)

Reset foot reset (Low-level reset) Watchdog reset

When the software is reset, except for the clock-related registers that remain unchanged, the values of all other registers will be reset to their initial values. Resetting the file will not re-read all hardware options. Software reset mainly includes:

write IAP_CONTR of SWRST Triggered reset

Related registers

symbol	description	address	Bit address and symbol							Reset value
			B7	B6	B5	B4	B3	B2	B1	
WDT_CONTR	Watchdog control register	C1H	WDT_FLAG	-	EN_WDT	CLR_WDT	IDL_WDT	WDT_PS[2:0]		0x00,0000
IAP_CONTR	IAP Control register	C7H	IAPEN	SWBS	SWRST	CMD_FAIL	-	IAP_WT[2:0]		0000,x000
RSTCFG	Reset configuration register	FFH	-	ENLVR	-	P54RST	-	-	LVDS[1:0]	0000,0000

6.5.1 Watchdog reset (WDT_CONTR)

In systems that require high reliability such as industrial control/automotive electronics/aerospace, in order to prevent "the system from causing the system to work abnormally for a long time", usually the introduction of a watchdog, within the specified time. If you ask for access to the watchdog, in an abnormal state, the watchdog will force the MCU/CPU, so that the system can be executed from scratch again. Considered a user program.

The watchdog reset of the STC8 series is one of the hardware resets in the hot start reset of this function in the series of microcontrollers has made the microcontroller system more convenient and concise. After the STC8 series watchdog reset state is over, the system is fixed to start from the ISP monitoring program area, which has nothing to do with the SWBS of the IAP_CONTR register before the watchdog reset (Note: This is different from the STC15 series MCU)

WDT_CONTR (Watchdog Control register)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
WDT_CONTR	CIH	WDT_FLAG		EN_WDT	CLR_WDT	IDL_WDT	WDT_PS[2:0]		


WDT_FLAG: Watchdog Overflow sign

When the watchdog overflows, the hardware will automatically reset this location, and the software needs to be cleared to zero. EN_WDT: Watchdog enable bit

0: No effect on the MCU

1: Start the watchdog timer.

Note: The watchdog timer can be started by software or automatically by hardware. Once the watchdog timer is started, the software will not be able to be turned off. The microcontroller must be powered on again before it can be turned off. The software startup watchdog. That's it. If you need hardware to start the watchdog, you need to set it up as shown in the figure below when downloading: ISP



: The watchdog timer is cleared to zero CLR_WDT

0: No effect on the MCU

1: Clear the watchdog timer, the hardware will automatically reset this bit

IDL_WDT : IDLE Watchdog control bit in mode

0: IDLE The watchdog stops counting when in mode

In mode, the

watchdog continues to count

WDT_PS[2:0] : Watchdog timer clock frequency division coefficient

WDT_PS[2:0]	Frequency division	Overflow time at the main frequency	20M	Overflow time at the main frequency
000	2	frequency ≈ 65.5 milliseconds		frequency ≈ 39.3 milliseconds
001	4	≈ 131 milliseconds		≈ 78.6 milliseconds
010	8	≈ 262 milliseconds		≈ 157 milliseconds
011	16	≈ 524 milliseconds		≈ 314 milliseconds
100	32	≈ 1.05 seconds		≈ 629 milliseconds
101	64	≈ 2.10 seconds		≈ 1.26 seconds
110	128	≈ 4.20 seconds		≈ 2.52 seconds
111	256	≈ 8.39 seconds		≈ 5.03 seconds

The watchdog overflow time calculation formula is as follows :

$$\text{Watchdog overflow time} = \frac{12 \times 32768 \times 2^{(WDT_PS+1)}}{\text{SYSclk}}$$

6.5.2 Software reset (IAP_CONTR)

IAP_CONTR (IAP Control register)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
IAP_CONTR	C7H	IAPEN	SWBS	SWRST	CMD_FAIL	-	-	-	-

SWBS : Software reset, start selection

0 : After the software is reset, the code execution starts from the user program area. The data in the user data area remains unchanged.

1 : After the software is reset, the code execution starts from the system area. The data in the user data area will be initialized. 1 ISP

SWRST : Software reset trigger bit

0 : No effect on the MCU

1 : Trigger software reset

6.5.3 Low voltage reset (RSTCFG)

(Reset configuration register) RSTCFG

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
RSTCFG	FFH	-	ENLVR	-	P54RST	-	-	LVDS[1:0]	

ENLVR : Low voltage reset control bit

0 : Low-voltage reset is prohibited. When the system detects a low-voltage event, a low-voltage interrupt is generated

1 : a low-voltage reset is enabled. When the system detects a low voltage event, it automatically resets

P54RST : Pin function selection RST


0 : RST The pins are used as ordinary I/O (P54)

1 : RST The pin is used as a reset pin (Low-level reset)


LVDS[1:0] : Low voltage detection threshold voltage setting

LVDS[1:0]	Low voltage detection threshold voltage
00	2.0V
01	2.4V
10	2.7V
11	3.0V


6.5.4 Low-level power-on reset reference circuit (generally not required)



6.5.5 Low-level button reset reference circuit



6.5.6 tradition 8051 High-level power-on reset reference circuit




The picture above shows the high-level reset circuit, STC12H The reset is a low-level reset, which is different from the traditional reset circuit.


STC MCU

6.6 External crystal oscillator and external clock circuit

6.6.1 External crystal oscillator input circuit



6.6.2 External clock input circuit (P1.6 It is a high-impedance input mode and can be used as an input port)



Note: When using the internal clock, P1.6/P1.7 can be regarded as ordinary pins. When an external active clock or an external clock source is connected, P1.6 is a high-impedance input mode, which can be used as an input port. At this time, P1.6 is discharged. When the clock is available, P1.7 is available for input.

6.7 Clock stops vibrating, Power saving mode and system power management

symbol	description	address	Bit address and symbol								Reset value
			B7	B6	B5	B4	B3	B2	B1	B0	
PCON	Power control register	87H	SMOD	SMOD0	LVDF	POF	GF1	GF0	PD	IDL	0011,0000

6.7.1 Power control register (PCON)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
PCON	87H	SMOD	SMOD0	LVDF	POF	GF1	GF0	PD	IDL

LVDF : Low voltage detection flag. When the system detects a low-voltage event, the hardware automatically makes an indication and to 1. This bit needs to be cleared by the user software.

POF : Power-on flag. When the hardware automatically puts this location, 1.

PD : Clock stop mode/Power-down mode/Power failure mode control bit

0 : No effect

1 : The single-chip microcomputer enters the clock stop mode, Power-down mode, Power failure mode. The hardware automatically wa

CPU Clear to zero (Note: In clock stop mode , CPU up after waking up All peripherals of He stopped working, but the data in He is SRAM XRAM Has remained the same)

IDL : IDL (Idle) mode control bit

0 : No effect

1 : Single chip microcomputer enters CPU Stopped working, other peripherals are still running. The hardware is automatically cleared

Note: although And the comparator can wake up the clock to stop the vibration mode, but in the clock to stop the vibration and power Compare the device, otherwise the hardware system will A high-precision reference source has correspond Adjusting the line will increase the power consumption approximately After entering the clock stop mode Only consumes about an operating voltage The current, so it is not recommended to turn on the power And comparator. If you really need to use it, it is recommended to turn on the power and wake-up timer when entering the clock stop mode, this power consumption is generally acceptable to the system. Let the power-d Wake up once Available after waking up LVD? Comparator Detecting the voltage of the external battery, the detection The clock takes clock stop vibration Power-saving mode, so that the increased average current is less than approximately 2.8uA (ADC

6.8 Power-down wake-up timer

The internal power-down wake-up timer is a one that is in power-down mode. It is a 15-bit counter (by composition of {WKTCH[6:0], WKTCL[7:0]}). Used to wake up MCU.

6.8.1 Power-down wake-up timer count register (WKTCL, WKTCH)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
WKTCL	AAH								
WKTCH	ABH	WKTEN							

- WKTEN : Enable control bit of the power-down wake-up timer.
- 0 : Disable the power-down wake-up timer.
- 1 : Enable the power-down wake-up timer.

The built-in dedicated timer for power-down and wake-up of the series of microcontroller is allowed (through the software position), when the MCU enters power-down mode, after the shutdown mode, the dedicated timer for power-down and wake-up starts to count. When the values are equal, the dedicated timer for power-down and wake-up will allow the program to enter the power-down mode from the last setting. The next statement starts to execute down. Power-down wake-up after WKTCH and WKTCL. The content in the acquisition is still being dropped that, you can pass the sleep time in the power reading mode.

Please note here: if the user writes the value in the register, it will be written to the register. The value written in must be less than the actual count value. Such as 032767. Similarly, if the user needs to count 9, then write 7FEH (ie. 032767). **(Count value and count value Reserved value for internal use, use Users cannot use).** The internal power-down wake-up timer has its own internal clock, and the time when the power-down wake-up timer count is determined by this clock. The clock frequency of the internal power-down wake-up timer is approximately the sum of the regions 32KHz RAM F8H-F9H. Store the high byte of the frequency (F8H), store low bytes (F9H) to obtain the clock frequency recorded by the internal dedicated timer for power-down and wake-up at the factory.

The calculation formula of the counting time of the dedicated timer for power-down and wake-up is as follows: (Clock frequency of the dedicated timer for power-down and wake-up)

$$\text{Power-down wake-up timer timing time} = \frac{\text{Number of counts} \times 10^{-6}}{F_{wt}} \text{ (Microsecond)}$$

Hypothesis $F_{wt} = 32\text{KHz}$

there are: {WKTCH[6:0], WKTCL[7:0]}	Dedicated timer for power-down wake-up counting time	
0 (Internal retention)		
1	$10^6 \div 32\text{K} \times 16 \times (1+1) \approx 1$	Milliseconds
9	$10^6 \div 32\text{K} \times 16 \times (1+9) \approx 5$	milliseconds
99	$10^6 \div 32\text{K} \times 16 \times (1+99) \approx 50$	milliseconds
999	$10^6 \div 32\text{K} \times 16 \times (1+999) \approx 0.5$	Seconds
4095	$10^6 \div 32\text{K} \times 16 \times (1+4095) \approx 2$	seconds
32766	$10^6 \div 32\text{K} \times 16 \times (1+32767) \approx 16$	seconds
32767 (Internal retention)		

6.9 Sample program

6.9.1 Select the system clock source

C Language code

```

// The test operating frequency is
// 11.0592MHz

#include "reg51.h"
#include "intrins.h"

#define CLKSEL      (*(unsigned char volatile xdata *)0xfe00)
#define CLKDIV     (*(unsigned char volatile xdata *)0xfe01)
#define HIRCCR     (*(unsigned char volatile xdata *)0xfe02)
#define XOSCCR     (*(unsigned char volatile xdata *)0xfe03)
#define IRC32KCR   (*(unsigned char volatile xdata *)0xfe04)

sfr P_SW2          = 0xba;
sfr P1M1           = 0x91;
sfr P1M0           = 0x92;
sfr P0M1           = 0x93;
sfr P0M0           = 0x94;
sfr P2M1           = 0x95;
sfr P2M0           = 0x96;
sfr P3M1           = 0xb1;
sfr P3M0           = 0xb2;
sfr P4M1           = 0xb3;
sfr P4M0           = 0xb4;
sfr P5M1           = 0xc9;
sfr P5M0           = 0xca;

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    P_SW2 = 0x80;
    CLKSEL = 0x00; // Choose internal (default)
    P_SW2 = 0x00;

    /*
    P_SW2 = 0x80;
    XOSCCR = 0xc0; // Start the external crystal oscillator
    while (! (XOSCCR & 1)); // Wait for the clock to stabilize
    CLKDIV = 0x00; // The clock is not divided
    CLKSEL = 0x01; // Select an external crystal oscillator
    */
}

```



```
P_SW2 = 0x00;
```

```
*/
```

```
/*
```

```
P_SW2 = 0x80;
```

```
IRC32KCR = 0x80;
```

```
while (! (IRC32KCR & 1));
```

```
CLKDIV = 0x00;
```

```
CLKSEL = 0x03;
```

```
P_SW2 = 0x00;
```

```
*/
```

```
while (1);
```

```
}
```

Start inside
 32K IRC/
 // Wait for the clock to
 stabilize // The clock is not
 divided // Choose internal 32K

Assembly code

The test operating frequency is
 11.0592MHz;

P_SW2	DATA	0BAH
CLKSEL	EQU	0FE00H
CLKDIV	EQU	0FE01H
HIRCCR	EQU	0FE02H
XOSCCR	EQU	0FE03H
IRC32KCR	EQU	0FE04H
P1M1	DATA	091H
P1M0	DATA	092H
P0M1	DATA	093H
P0M0	DATA	094H
P2M1	DATA	095H
P2M0	DATA	096H
P3M1	DATA	0B1H
P3M0	DATA	0B2H
P4M1	DATA	0B3H
P4M0	DATA	0B4H
P5M1	DATA	0C9H
P5M0	DATA	0CAH
	ORG	0000H
	LJMP	MAIN
	ORG	0100H
MAIN:		
	MOV	SP, #5FH
	MOV	P0M0, #00H
	MOV	P0M1, #00H
	MOV	P1M0, #00H
	MOV	P1M1, #00H
	MOV	P2M0, #00H
	MOV	P2M1, #00H
	MOV	P3M0, #00H
	MOV	P3M1, #00H
	MOV	P4M0, #00H
	MOV	P4M1, #00H
	MOV	P5M0, #00H
	MOV	P5M1, #00H
	MOV	P_SW2, #80H

```

MOV      A,#00H                ; Choose internal (default)
MOV      DPTR,#CLKSEL
MOVX    @DPTR,A
MOV      P_SW2,#00H

;
MOV      P_SW2,#80H
;
MOV      A,#0C0H                ; Start the external crystal oscillator
MOV      DPTR,#XOSCCR
;
MOVX    @DPTR,A
;
MOVX    A,@DPTR
;
JNB     ACC.0,S-1              ; Wait for the clock to stabilize
;
CLR     A                       ; The clock is not divided
;
MOV      DPTR,#CLKDIV
MOVX    @DPTR,A
;
MOV      A,#01H                ; Select an external crystal oscillator
MOV      DPTR,#CLKSEL
;
MOVX    @DPTR,A
;
MOV      P_SW2,#00H

;
MOV      P_SW2,#80H
;
MOV      A,#80H                ; Start inside 32K IRC
MOV      DPTR,#IRC32KCR
;
MOVX    @DPTR,A
;
MOVX    A,@DPTR
;
JNB     ACC.0,S-1              ; Wait for the clock to stabilize
;
CLR     A                       ; The clock is not divided
;
MOV      DPTR,#CLKDIV
;
MOVX    @DPTR,A
;
MOV      A,#03H                ; Choose internal
MOV      DPTR,#CLKSEL
;
MOVX    @DPTR,A
;
MOV      P_SW2,#00H

JMP     S

END

```

6.9.2 Master clock divider output

c Language code

```

// The test operating frequency is
// 11.0592MHz;

```

```

#include "reg51.h"
#include "intrins.h"

#define      MCLKOCR          (*(unsigned char volatile xdata *)0xfe05)

sfr P_SW2
sfr P1M1          = 0xba;
sfr P1M0
sfr P0M1          = 0x91;
sfr P0M0          = 0x92;
sfr P0M0          = 0x93;
sfr P2M1          = 0x94;
sfr P2M0          = 0x95;
sfr P2M0          = 0x96;

```

```

sfr      P3M1      = 0xb1;
sfr      P3M0      = 0xb2;
sfr      P4M1      = 0xb3;
sfr      P4M0      = 0xb4;
sfr      P5M1      = 0xc9;
sfr      P5M0      = 0xca;

```

```
void main()
{

```

```
    P0M0 = 0x00;
```

```
    P0M1 = 0x00;
```

```
    P1M0 = 0x00;
```

```
    P1M1 = 0x00;
```

```
    P2M0 = 0x00;
```

```
    P2M1 = 0x00;
```

```
    P3M0 = 0x00;
```

```
    P3M1 = 0x00;
```

```
    P4M0 = 0x00;
```

```
    P4M1 = 0x00;
```

```
    P5M0 = 0x00;
```

```
    P5M1 = 0x00;
```

```
    P_SW2 = 0x80;
```

```
// MCLKOCR = 0x01;          mouth //
```

```
// MCLKOCR = 0x02;
```

```
MCLKOCR = 0x04;
```

```
// MCLKOCR = 0x84;
```

```
P_SW2 = 0x00;
```

```
while (1);
```

```
}
```

mouth // The master clock is output to P5.4

// Master clock divider output to P5.4

// master clock divider output to P5.4 to mouth

// master clock divider output to P5.6

Assembly code

The test operating frequency is 11.0592MHz

```

P_SW2      DATA      0BAH

MCLKOCR    EQU        0FE05H

P1M1       DATA      091H
P1M0       DATA      092H
P0M1       DATA      093H
P0M0       DATA      094H
P2M1       DATA      095H
P2M0       DATA      096H
P3M1       DATA      0B1H
P3M0       DATA      0B2H
P4M1       DATA      0B3H
P4M0       DATA      0B4H
P5M1       DATA      0C9H
P5M0       DATA      0CAH

                ORG        0000H
                LJMP       MAIN

                ORG        0100H

MAIN:
                MOV        SP, #5FH

```

```

MOV          P0M0, #00H
MOV          P0M1, #00H
MOV          P1M0, #00H
MOV          P1M1, #00H
MOV          P2M0, #00H
MOV          P2M1, #00H
MOV          P3M0, #00H
MOV          P3M1, #00H
MOV          P4M0, #00H
MOV          P4M1, #00H
MOV          P5M0, #00H
MOV          P5M1, #00H

MOV          P_SW2, #80H
; MOV          A, #01H
; MOV          A, #02H
MOV          A, #04H
; MOV          A, #84H
MOV          DPTR, #MCLKOCR
MOVX         @DPTR, A
MOV          P_SW2, #00H

JMP          S

END

```

The master clock is mouth
output to Master clock P5.4 Mouth
Master clock frequency division output to
Master clock frequency division output to
frequency division output to

6.9.3 Watchdog timer application

C Language code

// The test operating frequency is
11.0592MHz

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```

sfr          WDT_CONTR = 0xc1;
sbit        P32 = P3^2;

sfr          P1M1 = 0x91;
sfr          P1M0 = 0x92;
sfr P0M0     P0M1 = 0x93;
sfr P2M1     = 0x94;
sfr P2M0     = 0x95;
sfr          = 0x96;
sfr P3M1     = 0xb1;
sfr P3M0     = 0xb2;
sfr P4M1     = 0xb3;
sfr P4M0     = 0xb4;
sfr P5M1     = 0xc9;
sfr P5M0     = 0xca;

```

```
void main()
```

```
{
```

```
P0M0 = 0x00;
```

```
P0M1 = 0x00;
```

```
P1M0 = 0x00;
```



```

P1M1 = 0x00;
P2M0 = 0x00;
P2M1 = 0x00;
P3M0 = 0x00;
P3M1 = 0x00;
P4M0 = 0x00;
P4M1 = 0x00;
P5M0 = 0x00;
P5M1 = 0x00;

// WDT_CONTR = 0x23; // Enable watchdog, The overflow time is approximately
// WDT_CONTR = 0x24; // Enable watchdog, The overflow time is approximately
// WDT_CONTR = 0x27; // Enable watchdog, The overflow time is approximately
P32 = 0; // Test port

while (1)
{
// WDT_CONTR = 0x33; // Clear the watchdog, otherwise the system resets .
// WDT_CONTR = 0x34; // Clear the watchdog, otherwise the system resets .
// WDT_CONTR = 0x37; // Clear the watchdog, otherwise the system resets .

Display(); // Display module
Scankey(); // Button scanning module
MotorDriver(); // Motor drive module
}
}

```

Assembly code

The test operating frequency is 11.0592MHz.

```

WDT_CONTR DATA          0C1H

P1M1          DATA      091H
P1M0          DATA      092H
P0M1          DATA      093H
P0M0          DATA      094H
P2M1          DATA      095H
P2M0          DATA      096H
P3M1          DATA      0B1H
P3M0          DATA      0B2H
P4M1          DATA      0B3H
P4M0          DATA      0B4H
P5M1          DATA      0C9H
P5M0          DATA      0CAH

                ORG       0000H
                LJMP     MAIN

                ORG       0100H

MAIN:

                MOV      SP, #5FH
                MOV      P0M0, #00H
                MOV      P0M1, #00H
                MOV      P1M0, #00H
                MOV      P1M1, #00H
                MOV      P2M0, #00H
                MOV      P2M1, #00H
                MOV      P3M0, #00H

```

```

MOV          P3M1, #00H
MOV          P4M0, #00H
MOV          P4M1, #00H
MOV          P5M0, #00H
MOV          P5M1, #00H

;
MOV          WDT_CONTR, #23H      ; Enable watchdog, The overflow time is approximately
MOV          WDT_CONTR, #24H      ; Enable watchdog, The overflow time is approximately
;
MOV          WDT_CONTR, #27H      ; Enable watchdog, The overflow time is approximately
CLR          P3.2                  ; Test port

LOOP:
;
MOV          WDT_CONTR, #33H      ; Clear the watchdog, otherwise the system resets,
MOV          WDT_CONTR, #34H      ; Clear the watchdog, otherwise the system resets,
;
MOV          WDT_CONTR, #37H      ; Clear the watchdog, otherwise the system resets,

LCALL        DISPLAY              ; Display module
LCALL        SCANKEY              ; Button scanning module
LCALL        MOTORDRIVER          ; Motor drive module
JMP         LOOP

END

```

6.9.4 Soft reset to achieve custom download

C Language code

// The test operating frequency is 11.0592MHz

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```

sfr          IAP_CONTR          = 0xc7;
sbit P32     = P3^2;
sbit P33     = P3^3;

sfr P1M1
sfr P1M0     = 0xc91;
sfr P0M1     = 0xc92;
sfr P0M0     = 0xc93;
sfr P2M1     = 0xc94;
sfr P2M0     = 0xc95;
sfr P3M1     = 0xc96;
sfr P3M0     = 0xb1;
sfr P4M1     = 0xb3;
sfr P4M0     = 0xb4;
sfr P5M1     = 0xc9;
sfr P5M0     = 0xca;

```

```
void main()
```

```
{
```

```
P0M0 = 0x00;
```

```
P0M1 = 0x00;
```

```
P1M0 = 0x00;
```

```
P1M1 = 0x00;
```

```
P2M0 = 0x00;
```

```
P2M1 = 0x00;
```

```

P3M0 = 0x00;

P3M1 = 0x00;

P4M0 = 0x00;

P4M1 = 0x00;

P5M0 = 0x00;

P5M1 = 0x00;

P32 = 1;           // Test port
P33 = 1;           // Test port

while (1)
{
    if (! P32 && !
        P33) {     // Checked to P3.2 and P3.3
        IAP_CONTR |= 0x60; // Reset to at the same time
    }
}

```

Assembly code

The test operating frequency is

11.0592MHz;

```

IAP_CONTR    DATA    0C7H

P1M1         DATA    091H
P1M0         DATA    092H
P0M1         DATA    093H
P0M0         DATA    094H
P2M1         DATA    095H
P2M0         DATA    096H
P3M1         DATA    0B1H
P3M0         DATA    0B2H
P4M1         DATA    0B3H
P4M0         DATA    0B4H
P5M1         DATA    0C9H
P5M0         DATA    0CAH

                ORG    0000H
                LJMP   MAIN

                ORG    0100H
MAIN:
                MOV    SP, #5FH
                MOV    P0M0, #00H
                MOV    P0M1, #00H
                MOV    P1M0, #00H
                MOV    P1M1, #00H
                MOV    P2M0, #00H
                MOV    P2M1, #00H
                MOV    P3M0, #00H
                MOV    P3M1, #00H
                MOV    P4M0, #00H
                MOV    P4M1, #00H
                MOV    P5M0, #00H
                MOV    P5M1, #00H

                SETB   P3.2
                SETB   P3.3

```

LOOP:

```

        JB          P3.2,LOOP
        JB          P3.3,LOOP
        MOV         LAP_CONTR,#60H           ;Checked to P3.2 and P3.3 Reset to at the same time
        JMP         $
    
```

END

6.9.5 Low voltage detection

C Language code

The test operating frequency is
 // 11.0592MHz:

```

#include "reg51.h"
#include "intrins.h"

sfr
#define ENLVR      RSTCFG          = 0xff;
#define LVD2V0    0x40             //RSTCFG. 6
#define LVD2V4    0x00             //LVD@2.0V
#define LVD2V4    0x01             //LVD@2.4V
#define LVD2V7    0x02             //LVD@2.7V
#define LVD3V0    0x03             //LVD@3.0V
sbit ELVD         = IE^6;
#define LVDF       0x20             //PCON. 5
sbit P32          = P3^2;

sfr P1M1
sfr P1M0          = 0x91;
sfr P0M1          = 0x92;
sfr P0M0          = 0x93;
sfr P2M1          = 0x94;
sfr P2M0          = 0x95;
sfr P3M1          = 0x96;
sfr P3M0          = 0xb1;
sfr P4M1          = 0xb2;
sfr P4M0          = 0xb3;
sfr P5M1          = 0xb4;
sfr P5M0          = 0xc9;
sfr P5M0          = 0xca;

void Lvd_Isr() interrupt 6
{
    PCON &= ~LVDF;           //Clear
    P32 = ~P32;              interrupt sign //Test port
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
}
    
```

```

P4M0 = 0x00;

P4M1 = 0x00;

P5M0 = 0x00;

P5M1 = 0x00;

PCON &= ~LVDF;

// RSTCFG = ENLVR | LVD3V0;
RSTCFG = LVD3V0;
ELVD = 1;
EA = 1;

while (1);
}

```

Test port

// Enable Low voltage reset LVD interrupt

// Enable Low voltage interruption when not generated. 3.0V

// Enable interrupt

Assembly code

The test operating frequency is 11.0592MHz;

```

RSTCFG      DATA      0FFH
ENLVR       EQU        40H           ;RSTCFG. 6
LVD2V0      EQU        00H           ;LVD@2.0V
LVD2V4      EQU        01H           ;LVD@2.4V
LVD2V7      EQU        02H           ;LVD@2.7V
LVD3V0      EQU        03H           ;LVD@3.0V

ELVD        BIT        1E. 6
LVDF        EQU        20H           ;PCON. 5

P1M1        DATA      091H
P1M0        DATA      092H
P0M1        DATA      093H
P0M0        DATA      094H
P2M1        DATA      095H
P2M0        DATA      096H
P3M1        DATA      0B1H
P3M0        DATA      0B2H
P4M1        DATA      0B3H
P4M0        DATA      0B4H
P5M1        DATA      0C9H
P5M0        DATA      0CAH

ORG         0000H
LJMP       MAIN
ORG         0033H
LJMP       LVDISR

LVDISR:
ORG         0100H

ANL        PCON, #NOT LVDF      ; Clear
CPL        P3.2                 ; interrupt sign
RETI

MAIN:
MOV        SP, #5FH
MOV        P0M0, #00H
MOV        P0M1, #00H
MOV        P1M0, #00H
MOV        P1M1, #00H
MOV        P2M0, #00H
MOV        P2M1, #00H

```



```

MOV          P3M0, #00H
MOV          P3M1, #00H
MOV          P4M0, #00H
MOV          P4M1, #00H
MOV          P5M0, #00H
MOV          P5M1, #00H

ANL          PCON, #NOT LVDF           ; Need to be cleared
;
MOV          RSTCFG, #ENLVR | LVD3V0 ; after power-up, Enable LVD interrupt
MOV          RSTCFG, #LVD3V0         ; Enable LVD interrupt
SETB        ELVD                     ; Enable LVD interrupt
SETB        EA
JMP         $

END

```

6.9.6 Power saving mode

C Language code

The test operating frequency is
 // 11.0592MHz:

```

#include "reg51.h"
#include "intrins.h"

#define IDL          0x01           //PCON. 0
#define PD          0x02           //PCON. 1
sbit P34            = P3^4;
sbit P35            = P3^5;
sfr P1M1
sfr P1M0            = 0x91;
sfr P0M1            = 0x92;
sfr P0M0            = 0x93;
sfr P2M1            = 0x94;
sfr P2M0            = 0x95;
sfr P3M1            = 0x96;
sfr P3M0            = 0xb1;
sfr P4M1            = 0xb2;
sfr P4M0            = 0xb3;
sfr P5M1            = 0xb4;
sfr P5M0            = 0xc9;
sfr P5M0            = 0xca;

void INT0_Isr() interrupt 0
{
    P34 = ~P34;           // Test port
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
}

```

```

P3M0 = 0x00;
P3M1 = 0x00;
P4M0 = 0x00;
P4M1 = 0x00;
P5M0 = 0x00;
P5M1 = 0x00;
EX0 = 1; //Enable INT0 Interrupt is used to wake up
EA = 1;
_nop_0;
_nop_0;
_nop_0;
_nop_0;
PCON = IDL; //MCU enter IDLE pattern
// PCON = PD; //MCU Enter power-down mode
_nop_0;
_nop_0;
_nop_0;
_nop_0;
P35 = 0;
while (1);
}

```

Assembly code

The test operating frequency is 11.0592MHz.

```

IDL EQU 01H ;PCON.0
PD EQU 02H ;PCON.1

P1M1 DATA 091H
P1M0 DATA 092H
P0M1 DATA 093H
P0M0 DATA 094H
P2M1 DATA 095H
P2M0 DATA 096H
P3M1 DATA 0B1H
P3M0 DATA 0B2H
P4M1 DATA 0B3H
P4M0 DATA 0B4H
P5M1 DATA 0C9H
P5M0 DATA 0CAH

ORG 0000H
LJMP MAIN
ORG 0003H
LJMP INT0ISR

ORG 0100H
INT0ISR:
CPL P3.4 ; Test port
RETI

MAIN:
MOV SP, #5FH
MOV P0M0, #00H
MOV P0M1, #00H
MOV P1M0, #00H
MOV P1M1, #00H

```

```

MOV          P2M0, #00H
MOV          P2M1, #00H
MOV          P3M0, #00H
MOV          P3M1, #00H
MOV          P4M0, #00H
MOV          P4M1, #00H
MOV          P5M0, #00H
MOV          P5M1, #00H

SETB        EX0           ;Enable INT0  Interrupt is used to wake up
SETB        EA
NOP
NOP
;
MOV          PCON, #IDL   ;MCU enter IDLE pattern
MOV          PCON, #PD    ;MCU Enter power-down mode
NOP
NOP
NOP
NOP
CLR         P3.5         ;Test port
JMP         $

END

```

6.9.7 use INT0/INT1/INT2/INT3/INT4 Pin interrupt wake-up power saving mode

C Language code

The test operating frequency is
 // 11.0592MHz:

```

#include "reg51.h"
#include "intrins.h"

sfr          INTCLK0      = 0x8f;
#define EX2             0x10
#define EX3             0x20
#define EX4             0x40

sbit P10
sbit P11              = P1^0;
sfr P1M1              = P1^1;
sfr P1M0
sfr P0M1              = 0x91;
sfr P0M0              = 0x92;
sfr P2M1              = 0x93;
sfr P2M0              = 0x94;
sfr P2M0              = 0x95;
sfr P3M1              = 0x96;
sfr P3M0              = 0xb1;
sfr P4M1              = 0xb2;
sfr P4M0              = 0xb3;
sfr P4M0              = 0xb4;
sfr P5M1              = 0xc9;
sfr P5M0              = 0xca;

```

void INT0_Isr() interrupt 0

{

```

    P10 = ! P10;                                     //Test port
}

void INT1_Isr() interrupt 2
{
    P10 = ! P10;                                     //Test port
}

void INT2_Isr() interrupt 10
{
    P10 = ! P10;                                     //Test port
}

void INT3_Isr() interrupt 11
{
    P10 = ! P10;                                     //Test port
}

void INT4_Isr() interrupt 16
{
    P10 = ! P10;                                     //Test port
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    // Enable INT0 Rising and
    IT0 = 0;                                         // Enable Falling edge interrupts INT0
    IT0 = 1;                                         // Enable interrupt

    // Enable INT1 Rising and
    IT1 = 0;                                         // Enable Falling edge interrupts INT1
    IT1 = 1;                                         // Enable interrupt

    // Enable Falling edge interrupt INT2
    INTCLK0 = EX2;                                   // Enable Falling edge interrupt
    INTCLK0 |= EX3;                                  // Enable Falling edge interrupt
    INTCLK0 |= EX4;

    EA = 1;

    PCON = 0x02;

    _nop_();
    _nop_();
    _nop_();
    _nop_();
}

```

Enter power-down mode //MCU
 After the power-down mode is awakened, this statement will be executed first
 // Then enter the interrupt service program

```
while (1)
```

```
{
    P11 = ~P11;
}
```

Assembly code

The test operating frequency is

11.0592MHz

```
INTCLK0    DATA    8FH
EX2        EQU     10H
EX3        EQU     20H
EX4        EQU     40H
```

```
P1M1      DATA    091H
P1M0      DATA    092H
P0M1      DATA    093H
P0M0      DATA    094H
P2M1      DATA    095H
P2M0      DATA    096H
P3M1      DATA    0B1H
P3M0      DATA    0B2H
P4M1      DATA    0B3H
P4M0      DATA    0B4H
P5M1      DATA    0C9H
P5M0      DATA    0CAH
```

```
ORG        0000H
LJMP      MAIN
```

```
ORG        0003H
LJMP      INT0ISR
ORG        0013H
LJMP      INT1ISR
ORG        0053H
LJMP      INT2ISR
ORG        005BH
LJMP      INT3ISR
ORG        0083H
LJMP      INT4ISR
```

```
ORG        0100H
```

```
INT0ISR:
    CPL        P1.0
    RETI
; Test port
```

```
INT1ISR:
    CPL        P1.0
    RETI
; Test port
```

```
INT2ISR:
    CPL        P1.0
    RETI
; Test port
```

```
INT3ISR:
    CPL        P1.0
    RETI
; Test port
```

```
INT4ISR:
    CPL        P1.0
    RETI
; Test port
```


MAIN:

```

MOV          SP, #5FH
MOV          P0M0, #00H
MOV          P0M1, #00H
MOV          P1M0, #00H
MOV          P1M1, #00H
MOV          P2M0, #00H
MOV          P2M1, #00H
MOV          P3M0, #00H
MOV          P3M1, #00H
MOV          P4M0, #00H
MOV          P4M1, #00H
MOV          P5M0, #00H
MOV          P5M1, #00H

CLR          IT0
; SETB       IT0
SETB        EX0
; Enable INT0 Rising and Falling edge interrupt

CLR          IT1
; SETB       IT1
SETB        EX1
; Enable INT1 Rising and Falling edge interrupt

MOV          INTCLKO, #EX2
ORL          INTCLKO, #EX3
ORL          INTCLKO, #EX4
; Enable INT2 Falling edge interrupt

SETB        EA
; Enter power-down mode
; After the power-down mode is awakened, this statement will be executed first
; Then enter the interrupt service program

MOV          PCON, #02H
NOP
NOP
NOP
NOP
LOOP: NOP
CPL          P1.1
JMP         LOOP
END

```

6.9.8 use T0/T1/T2/T3/T4 Pin interrupt wake-up power saving mode

c Language code

// The test operating frequency is 11.0592MHz;

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```
sfr
```

```
sfr T2H          T2L          = 0xd7;
```

```
                = 0xd6;
```

```
sfr T3L          = 0xd5;
```

```
sfr T3H          = 0xd4;
```

```
sfr T4L          = 0xd3;
```

```
sfr T4H          = 0xd2;
```

```

sfr      T4T3M      =      0xd1;
sfr      AUXR       =      0x8e;
sfr      IE2        =      0xaf;

#define   ET2        0x04
#define   ET3        0x20
#define   ET4        0x40
sfr      AUXINTIF   =      0xef;
#define   T2IF      0x01
#define   T3IF      0x02
#define   T4IF      0x04

sbit     P10        =      P1^0;
sbit     P11        =      P1^1;

sfr      P1M1       =      0x91;
sfr      P1M0       =      0x92;
sfr      P0M1       =      0x93;
sfr      P0M0       =      0x94;
sfr      P2M1       =      0x95;
sfr      P2M0       =      0x96;
sfr      P3M1       =      0xb1;
sfr      P3M0       =      0xb2;
sfr      P4M1       =      0xb3;
sfr      P4M0       =      0xb4;
sfr      P5M1       =      0xc9;
sfr      P5M0       =      0xca;

```

```
void TM0_Isr() interrupt 1
```

```
{
    P10 = ! P10;
}
```

```
//Test port
```

```
void TM1_Isr() interrupt 3
```

```
{
    P10 = ! P10;
}
```

```
//Test port
```

```
void TM2_Isr() interrupt 12
```

```
{
    P10 = ! P10;
}
```

```
//Test port
```

```
void TM3_Isr() interrupt 19
```

```
{
    P10 = ! P10;
}
```

```
//Test port
```

```
void TM4_Isr() interrupt 20
```

```
{
    P10 = ! P10;
}
```

```
//Test port
```

```
void main()
```

```
{
```

```
P0M0 = 0x00;
```

```
P0M1 = 0x00;
```

```
P1M0 = 0x00;
```

```
P1M1 = 0x00;
```

```
P2M0 = 0x00;
```

```

P2M1 = 0x00;

P3M0 = 0x00;

P3M1 = 0x00;

P4M0 = 0x00;

P4M1 = 0x00;

P5M0 = 0x00;

P5M1 = 0x00;

TMOD = 0x00; //65536-11.0592M/12/1000

TL0 = 0x66; // Start the timer
// Enable timer interrupt

TH0 = 0xfc;

TR0 = 1;

ET0 = 1; //65536-11.0592M/12/1000

TL1 = 0x66; // Start the timer
// Enable timer interrupt

TH1 = 0xfc;

TR1 = 1;

ET1 = 1; //65536-11.0592M/12/1000

T2L = 0x66; // Start the timer
// Enable timer interrupt

T2H = 0xfc;

AUXR = 0x10;

IE2 = ET2; //65536-11.0592M/12/1000

T3L = 0x66; // Start the timer
// Enable timer interrupt

T3H = 0xfc;

T4T3M = 0x08;

IE2 |= ET3; //65536-11.0592M/12/1000

T4L = 0x66; // Start the timer
// Enable timer interrupt

T4H = 0xfc;

T4T3M |= 0x80;

IE2 |= ET4;

EA = 1;

PCON = 0x02; //MCU Enter power-down mode
// Will not enter the interrupt service program immediately after power-down and
// Instead, it waits until the timer overflows before entering the interrupt service program

_nop_0;
_nop_0;
_nop_0;
_nop_0;

while (1)

{

    P11 = ~P11;

}
}

```

Assembly code

The test operating frequency is

11.0592MHz;

T2L	DATA	0D7H
T2H	DATA	0D6H
T3L	DATA	0D5H
T3H	DATA	0D4H
T4L	DATA	0D3H
T4H	DATA	0D2H

<i>T4T3M</i>	<i>DATA</i>	<i>0D1H</i>
<i>AUXR</i>	<i>DATA</i>	<i>8EH</i>
<i>IE2</i>	<i>DATA</i>	<i>0AFH</i>
<i>ET2</i>	<i>EQU</i>	<i>04H</i>
<i>ET3</i>	<i>EQU</i>	<i>20H</i>
<i>ET4</i>	<i>EQU</i>	<i>40H</i>
<i>AUXINTIF</i>	<i>DATA</i>	<i>0EFH</i>
<i>T2IF</i>	<i>EQU</i>	<i>01H</i>
<i>T3IF</i>	<i>EQU</i>	<i>02H</i>
<i>T4IF</i>	<i>EQU</i>	<i>04H</i>
<i>P1M1</i>	<i>DATA</i>	<i>091H</i>
<i>P1M0</i>	<i>DATA</i>	<i>092H</i>
<i>P0M1</i>	<i>DATA</i>	<i>093H</i>
<i>P0M0</i>	<i>DATA</i>	<i>094H</i>
<i>P2M1</i>	<i>DATA</i>	<i>095H</i>
<i>P2M0</i>	<i>DATA</i>	<i>096H</i>
<i>P3M1</i>	<i>DATA</i>	<i>0B1H</i>
<i>P3M0</i>	<i>DATA</i>	<i>0B2H</i>
<i>P4M1</i>	<i>DATA</i>	<i>0B3H</i>
<i>P4M0</i>	<i>DATA</i>	<i>0B4H</i>
<i>P5M1</i>	<i>DATA</i>	<i>0C9H</i>
<i>P5M0</i>	<i>DATA</i>	<i>0CAH</i>
	<i>ORG</i>	<i>0000H</i>
	<i>LJMP</i>	<i>MAIN</i>
	<i>ORG</i>	<i>000BH</i>
	<i>LJMP</i>	<i>TM0ISR</i>
	<i>ORG</i>	<i>001BH</i>
	<i>LJMP</i>	<i>TM1ISR</i>
	<i>ORG</i>	<i>0063H</i>
	<i>LJMP</i>	<i>TM2ISR</i>
	<i>ORG</i>	<i>009BH</i>
	<i>LJMP</i>	<i>TM3ISR</i>
	<i>ORG</i>	<i>00A3H</i>
	<i>LJMP</i>	<i>TM4ISR</i>
	<i>ORG</i>	<i>0100H</i>
<i>TM0ISR:</i>		
	<i>CPL</i>	<i>P1.0</i>
	<i>RETI</i>	
<i>TM1ISR:</i>		
	<i>CPL</i>	<i>P1.0</i>
	<i>RETI</i>	
<i>TM2ISR:</i>		
	<i>CPL</i>	<i>P1.0</i>
	<i>RETI</i>	
<i>TM3ISR:</i>		
	<i>CPL</i>	<i>P1.0</i>
	<i>RETI</i>	
<i>TM4ISR:</i>		
	<i>CPL</i>	<i>P1.0</i>
	<i>RETI</i>	
<i>MAIN:</i>		
	<i>MOV</i>	<i>SP, #5FH</i>
	<i>MOV</i>	<i>P0M0, #00H</i>

; Test port

; Test port

; Test port

; Test port

; Test port

```

MOV          P0M1, #00H
MOV          P1M0, #00H
MOV          P1M1, #00H
MOV          P2M0, #00H
MOV          P2M1, #00H
MOV          P3M0, #00H
MOV          P3M1, #00H
MOV          P4M0, #00H
MOV          P4M1, #00H
MOV          P5M0, #00H
MOV          P5M1, #00H

MOV          TMOD, #00H
MOV          TL0, #66H                ;65536-11.0592M/12/1000
MOV          TH0, #0FCH
SETB        TR0                      ; Start the timer
SETB        ET0                      ; Enable timer interrupt

MOV          TL1, #66H                ;65536-11.0592M/12/1000
MOV          TH1, #0FCH
SETB        TR1                      ; Start the timer
SETB        ET1                      ; Enable timer interrupt

MOV          T2L, #66H                ;65536-11.0592M/12/1000
MOV          T2H, #0FCH
MOV          AUXR, #10H
MOV          IE2, #ET2
SETB        TR2                      ; Start the timer
SETB        ET2                      ; Enable timer interrupt

MOV          T3L, #66H                ;65536-11.0592M/12/1000
MOV          T3H, #0FCH
MOV          T4T3M, #08H
ORL         IE2, #ET3
SETB        TR3                      ; Start the timer
SETB        ET3                      ; Enable timer interrupt

MOV          T4L, #66H                ;65536-11.0592M/12/1000
MOV          T4H, #0FCH
ORL         T4T3M, #80H
ORL         IE2, #ET4
SETB        TR4                      ; Start the timer
SETB        ET4                      ; Enable timer interrupt

SETB        EA

MOV          PCON, #02H                ;MCU   Enter power-down mode
NOP
; Will not enter the interrupt service program immediately after power-down and w
; Instead, it waits until the timer overflows before entering the interrupt service pro

NOP
NOP
LOOP:      NOP
CPL        P1.1
JMP        LOOP
END

```

6.9.9 use RxD/RxD2 Pin interrupt wake-up power saving mode

C Language code

// The test operating frequency is

```

#include "reg51.h"
#include "intrins.h"

sfr          IE2          =      0xaf;
#define ES2          0x01
#define ES3          0x08
#define ES4          0x10

sfr P_SW1
sfr P_SW2          =      0xa2;
          =      0xba;
sbit P11

sfr P0M1          =      P1^1;

sfr P0M0
sfr P1M1          =      0x93;
sfr P1M0          =      0x94;
          =      0x91;
sfr P2M1          =      0x92;
sfr P2M0          =      0x95;
sfr P3M1          =      0x96;
sfr P3M0          =      0xb1;
          =      0xb2;
sfr P4M1          =      0xb3;
sfr P4M0          =      0xb4;
sfr P5M1          =      0xc9;
sfr P5M0          =      0xca;

void UART1_Isr() interrupt 4
{
}

void UART2_Isr() interrupt 8
{
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    P_SW1 = 0x00;
    // P_SW1 = 0x40;
    // P_SW1 = 0x80;
    // P_SW1 = 0xc0;
    P_SW2 = 0x00;
    P_SW2 = 0x01;
    //
}

```

//RXD Wake up on the falling edge
//RXD_2 Wake up on the falling edge Wake up on
//RXD_3 the falling edge Wake up on the falling edge
//RXD_4
//RXD2 Wake up on the falling edge
//RXD2_2 Wake up on the falling edge

```
ES = 1;
IE2 = ES2;
EA = 1;
```

```
// Enable serial port interrupt
// Enable serial port interrupt
```

```
PCON = 0x02;
_nop_0;
_nop_0;
_nop_0;
_nop_0;
```

```
//MCU Enter power-down mode
// Will not enter the interrupt service program after power-down and wake-up,
```

```
while (1)
```

```
{
    P11 = ~P11;
}
```

Assembly code

The test operating frequency is

11.0592MHz

IE2	DATA	0AFH
ES2	EQU	01H
P_SW1	DATA	0A2H
P_SW2	DATA	0BAH
P0M1	DATA	093H
P0M0	DATA	094H
P1M1	DATA	091H
P1M0	DATA	092H
P2M1	DATA	095H
P2M0	DATA	096H
P3M1	DATA	0B1H
P3M0	DATA	0B2H
P4M1	DATA	0B3H
P4M0	DATA	0B4H
P5M1	DATA	0C9H
P5M0	DATA	0CAH
	ORG	0000H
	LJMP	MAIN
	ORG	0023H
	LJMP	UART1ISR
	ORG	0043H
	LJMP	UART2ISR
	ORG	0100H
UART1ISR:		
	RETI	
UART2ISR:		
	RETI	
MAIN:		
	MOV	SP, #5FH
	MOV	P0M0, #00H
	MOV	P0M1, #00H
	MOV	P1M0, #00H
	MOV	P1M1, #00H

```

MOV      P2M0, #00H
MOV      P2M1, #00H
MOV      P3M0, #00H
MOV      P3M1, #00H
MOV      P4M0, #00H
MOV      P4M1, #00H
MOV      P5M0, #00H
MOV      P5M1, #00H

MOV      P_SW1, #00H      ;RXD      Wake up on the falling edge
; MOV      P_SW1, #40H      ;RXD_2      Wake up on the falling edge Wake up on
; MOV      P_SW1, #80H      ;RXD_3      the falling edge Wake up on the falling edge
; MOV      P_SW1, #0C0H      ;RXD_4

MOV      P_SW2, #00H      ;RXD2      Wake up on the falling edge
; MOV      P_SW2, #01H      ;RXD2_2      Wake up on the falling edge

SETB     ES                ; Enable serial port interrupt
MOV      IE2, #ES2        ; Enable serial port interrupt
SETB     EA


MOV      PCON, #02H      ;MCU      Enter power-down mode
NOP
NOP
NOP
NOP
NOP
; Will not enter the interrupt service program after power-down and wake-up,

LOOP:
CPL      P1.1
JMP      LOOP

END

```

6.9.10 use I2C of SDA Foot wake up MCU Power saving mode



c Language code

```

// The test operating frequency is
// 11.0592MHz;

```

```

#include "reg51.h"

```

```

#include "intrins.h"

```

```

sfr      P_SW2          =      0xba;

```

```

#define I2CCFG

```

```

#define I2CSLCR          (*(unsigned char volatile xdata *)0xfe80)

```

```

#define I2CSLST          (*(unsigned char volatile xdata *)0xfe83)

```

```

#define I2CSLST          (*(unsigned char volatile xdata *)0xfe84)

```

```

sbit      P11          =      P1^1;

sfr      P0M1         =      0x93;
sfr      P0M0         =      0x94;
sfr      P1M1         =      0x91;
sfr      P1M0         =      0x92;
sfr      P2M1         =      0x95;
sfr      P2M0         =      0x96;
sfr      P3M1         =      0xb1;
sfr      P3M0         =      0xb2;
sfr      P4M1         =      0xb3;
sfr      P4M0         =      0xb4;
sfr      P5M1         =      0xc9;
sfr      P5M0         =      0xca;

```

```

void i2c_isr() interrupt 24

```

```

{
    P_SW2 |= 0x80;
    I2CSLST &= ~0x40;
}

```

```

void main()

```

```

{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    P_SW2 = 0x00;
    // P_SW2 = 0x10;
    // P_SW2 = 0x30;
    P_SW2 |= 0x80;
    I2CCFG = 0x80;
    I2CSLCR = 0x40;
    EA = 1;
    PCON = 0x02;
    _nop_();
    _nop_();
    _nop_();
    _nop_();
    while (1)
    {
        P11 = ~P11;
    }
}

```

```

//SDA    Wake up on the falling edge
//SDA_2  Wake up on the falling edge
//SDA_4  Wake up on the falling edge

```

Slave mode of the module

```

//      I2C

```

```

    Enable//

```

Enable start signal interrupt

```

//MCU    Enter power-down mode

```

```

// Will not enter the interrupt service program after power-down and wake-up

```

Assembly code

The test operating frequency is

```

P_SW2      DATA      0BAH

I2CCFG     XDATA      0FE80H
I2CSLCR    XDATA      0FE83H
I2CSLST    XDATA      0FE84H

```

```

P0M1      DATA      093H
P0M0      DATA      094H
P1M1      DATA      091H
P1M0      DATA      092H
P2M1      DATA      095H
P2M0      DATA      096H
P3M1      DATA      0B1H
P3M0      DATA      0B2H
P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H
P5M0      DATA      0CAH

```

```

ORG        0000H
LJMP       MAIN
ORG        00C3H
LJMP       I2CISR

```

```

I2CISR:   ORG        0100H

```

```

PUSH      ACC
PUSH      DPH
PUSH      DPL
ORL       PSW2,#80H
MOV       DPTR,#I2CSLST
MOVX      A,@DPTR
ANL      A,#NOT 40H
MOVX      @DPTR,A
POP       DPL
POP       DPH
POP       ACC
RETI

```

```

MAIN:

```

```

MOV       SP,#5FH
MOV       P0M0,#00H
MOV       P0M1,#00H
MOV       P1M0,#00H
MOV       P1M1,#00H
MOV       P2M0,#00H
MOV       P2M1,#00H
MOV       P3M0,#00H
MOV       P3M1,#00H
MOV       P4M0,#00H
MOV       P4M1,#00H
MOV       P5M0,#00H
MOV       P5M1,#00H

```

```

MOV       P_SW2,#00H
// MOV     P_SW2,#10H
// MOV     P_SW2,#30H

```

```

;SDA      Wake up on the falling edge
;SDA_2    Wake up on the falling edge
;SDA_4    Wake up on the falling edge

```



```

        ORL            P_SW2,#80H
        MOV            DPTR,#I2CCFG
        MOV            A,#80H
        MOVX           @DPTR,A                ; Enable I2C Slave mode of the module
        MOV            DPTR,#I2CSLCR
        MOV            A,#40H                ; Enable start signal interrupt
        SETB           EA

        MOV            PCON,#02H            ;MCU Enter power-down mode
        NOP                               ; Will not enter the interrupt service program after power-down and wake-up
        NOP
        NOP
        NOP

LOOP:
        CPL            PI.1
        JMP            LOOP

        END

```

6.9.11 Use the power-down wake-up timer to wake up the power-saving mode

c Language code

// The test operating frequency is 11.0592MHz;

```

#include "reg51.h"
#include "intrins.h"

sfr          WKTCL          = 0xaa;
sfr WKTCH          = 0xab;

sfr P0M1
sfr P0M0          = 0x93;
sfr P1M1          = 0x94;
sfr P1M0          = 0x91;
sfr P2M1          = 0x92;
sfr P2M0          = 0x95;
sfr P3M1          = 0xb1;
sfr P3M0          = 0xb2;
sfr P4M1          = 0xb3;
sfr P4M0          = 0xb4;
sfr P5M1          = 0xc9;
sfr P5M0

sbit PI1          = P1^1;

void main()
{

P0M0 = 0x00;
P0M1 = 0x00;
P1M0 = 0x00;
P1M1 = 0x00;
P2M0 = 0x00;
P2M1 = 0x00;
P3M0 = 0x00;
P3M1 = 0x00;

```

```

P4M0 = 0x00;

P4M1 = 0x00;

P5M0 = 0x00;

P5M1 = 0x00;

WKTCL = 0xff; // Set the power-down wake-up clock to be about seconds 1

WKTCH = 0x87;

while (1)
{

    _nop_();
    _nop_();

    PCON = 0x02; //MCU Enter power-down mode
    _nop_();
    _nop_();
    _nop_();
    _nop_();
    P11 = ~P11;

}

```

Assembly code

The test operating frequency is

11.0592MHz

WKTCL	DATA	0AAH
WKTCH	DATA	0ABH
P0M1	DATA	093H
P0M0	DATA	094H
P1M1	DATA	091H
P1M0	DATA	092H
P2M1	DATA	095H
P2M0	DATA	096H
P3M1	DATA	0B1H
P3M0	DATA	0B2H
P4M1	DATA	0B3H
P4M0	DATA	0B4H
P5M1	DATA	0C9H
P5M0	DATA	0CAH
	ORG	0000H
	LJMP	MAIN
	ORG	0100H
MAIN:		
	MOV	SP, #5FH
	MOV	P0M0, #00H
	MOV	P0M1, #00H
	MOV	P1M0, #00H
	MOV	P1M1, #00H
	MOV	P2M0, #00H
	MOV	P2M1, #00H
	MOV	P3M0, #00H
	MOV	P3M1, #00H
	MOV	P4M0, #00H
	MOV	P4M1, #00H
	MOV	P5M0, #00H

```
MOV P5M1, #00H

MOV WKTCL, #0FFH ; Set the power-down wake-up clock to be about seconds
MOV WKTCH, #87H

LOOP:

NOP

NOP

MOV PCON, #02H ;MCU Enter power-down mode

NOP

NOP

NOP

NOP

NOP

CPL P1.1
LOOP

JMP LOOP

END
```

Interrupt the wake-up power saving mode, it is recommended to use the p

LVD In the power-saving mode when the clock is stopped, it is not recommended to start the comparator, otherwise the hardware system will be damaged. The power consumption is high, and the power consumption will increase after entering the clock stop mode. Only consumes about $2.8\mu A$ ($0.4\mu A + 1.4\mu A + 1\mu A$) when entering the clock stop mode. The power-down wake-up timer will only wake up the power consumption by about $2.8\mu A$, which is generally acceptable for the system. Let the power-down wake-up timer wake up every second. Detect the voltage of the external battery, the detection work takes about $1\mu s$. Power-saving mode, so that the increased average current is $1\mu A$. The overall power consumption is approximately $2.8\mu A$ ($0.4\mu A + 1.4\mu A + 1\mu A$).

Language code

```
//The test operating frequency is 11.0592MHz;
//
#include "reg51.h"
#include "intrins.h"

sfr RSTCFG = 0xff;
#define ENLVR 0x40 //RSTCFG. 6
#define LVD2V0 0x00 //LVD@2.0V
#define LVD2V4 0x01 //LVD@2.4V
#define LVD2V7 0x02 //LVD@2.7V
#define LVD3V0 0x03 //LVD@3.0V
sbit ELVD = IE^6;
#define LVDF PCON. 5

sbit P10 = P1^0;
sbit P11 = P1^1;
sfr P1M1 = P1M1;

sfr P1M0 = P1M0;
sfr P0M1 = P0M1;
sfr P0M0 = P0M0;
sfr P2M1 = P2M1;
sfr P2M0 = P2M0;
sfr P3M1 = P3M1;
sfr P3M0 = P3M0;
```

```
sfr      P4M1      =      0xb3;
sfr      P4M0      =      0xb4;
sfr      P5M1      =      0xc9;
sfr      P5M0      =      0xca;
```

```
void LVD_Isr() interrupt 6
```

```
{
    PCON &= ~LVDF;           // Clear
    P10 = ! P10;             // interrupt sign // Test port
}
```

```
void main()
```

```
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    PCON &= ~LVDF;

    RSTCFG = LVD3V0;        // The interrupt flag needs to be cleared for power-up
    ELVD = 1;               // Set up LVD The voltage is
    EA = 1;                 // Enable LVD interrupt

    PCON = 0x02;           //MCU Enter power-down mode
    _nop_();                // Enter the interrupt service program immediately after power-down and wake-up
    _nop_();
    _nop_();
    _nop_();

    while (1)
    {
        P11 = ~P11;
    }
}
```

Assembly code

The test operating frequency is

11.0592MHz

```
RSTCFG      DATA      0FFH           ;RSTCFG. 6
ENLVR       EQU        40H           ;LVD@2.0V
LVD2V0      EQU        00H           ;LVD@2.4V
LVD2V4      EQU        01H           ;LVD@2.7V
LVD2V7      EQU        02H           ;LVD@3.0V
LVD3V0      EQU        03H

ELVD        BIT        IE. 6
LVDF        EQU        20H           ;PCON. 5

P1M1        DATA      091H
P1M0        DATA      092H
```

```

P0M1      DATA      093H
P0M0      DATA      094H
P2M1      DATA      095H
P2M0      DATA      096H
P3M1      DATA      0B1H
P3M0      DATA      0B2H
P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H
P5M0      DATA      0CAH

```

```

ORG      0000H
LJMP     MAIN
ORG      0033H
LJMP     LVDISR

```

```
ORG      0100H
```

LVDISR:

```

ANL      PCON,#NOT LVDF
CPL      P1.0
RETI

```

```

; Clear
; interrupt sign ; Test port

```

MAIN:

```

MOV      SP,#5FH
MOV      P0M0,#00H
MOV      P0M1,#00H
MOV      P1M0,#00H
MOV      P1M1,#00H
MOV      P2M0,#00H
MOV      P2M1,#00H
MOV      P3M0,#00H
MOV      P3M1,#00H
MOV      P4M0,#00H
MOV      P4M1,#00H
MOV      P5M0,#00H
MOV      P5M1,#00H

```

```

ANL      PCON,#NOT LVDF
MOV      RSTCFG,#LVD3V0
SETB     ELVD
SETB     EA

```

```
; The interrupt flag needs to be cleared for power-up
```

```

; Set up LVD The voltage: 3.3V
; Enable LVD interrupt

```

```

MOV      PCON,#02H
NOP
NOP
NOP
NOP

```

```
;MCU Enter power-down mode
```

```
; Enter the interrupt service program immediately after power-down and wake-up
```

LOOP:

```

CPL      P1.1
JMP      LOOP

```

```
END
```


6.9.13

The comparator interrupts the wake-up power-saving mode, it is recommended to use the power-down

When the clock stops vibrating in power saving mode, the internal hardware system will automatically provide the internal Reference source, this high-precision reference source has corresponding anti-temperature drift and temperature compensation, which will increase accuracy. After entering the clock stop mode, only consumes about 3.3V. The operating voltage is not recommended to turn on when entering the clock stop mode. The power consumption of the comparator is very small. If you really need to use it, it is recommended to turn on the power-down wake-up timer. The power-down wake-up timer will only consume about 1uA. The power consumption of the comparator is very small, which is generally acceptable for the system. Let the power-down wake-up timer wake up every second. Detect the voltage of the external battery, the detection work takes about 10ms. Power-saving mode, so that the increased average current is about 1uA. The overall power consumption is approximately $2.8\mu A (0.4\mu A + 1.4\mu A + 1\mu A)$.

c Language code

// The test operating frequency is 11.0592MHz;

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```
sfr
```

```
    CMPCR1          = 0xe6;
```

```
    CMPCR2          = 0xe7;
```

```
    sbit P10
```

```
    sbit P11          = P1^0;
```

```
    sfr P1M1          = P1^1;
```

```
    sfr P1M0
```

```
    sfr P0M1          = 0x91;
```

```
    sfr P0M0          = 0x92;
```

```
    sfr P2M1          = 0x93;
```

```
    sfr P2M0          = 0x94;
```

```
    sfr P2M1          = 0x95;
```

```
    sfr P3M1          = 0x96;
```

```
    sfr P3M0          = 0xb1;
```

```
    sfr P4M1          = 0xb2;
```

```
    sfr P4M0          = 0xb3;
```

```
    sfr P5M1          = 0xb4;
```

```
    sfr P5M0          = 0xc9;
```

```
    sfr P5M0          = 0xca;
```

```
void CMP_Isr() interrupt 21
```

```
{
```

```
    CMPCR1 &= ~0xf0;
```

```
    P10 = ! P10;
```

```
}
```

```
// Clear
```

```
interrupt sign // Test port
```

```
void main()
```

```
{
```

```
    P0M0 = 0x00;
```

```
    P0M1 = 0x00;
```

```
    P1M0 = 0x00;
```

```
    P1M1 = 0x00;
```

```
    P2M0 = 0x00;
```

```
    P2M1 = 0x00;
```

```
    P3M0 = 0x00;
```

```
    P3M1 = 0x00;
```

```
    P4M0 = 0x00;
```

```
    P4M1 = 0x00;
```

```
    P5M0 = 0x00;
```

```
    P5M1 = 0x00;
```

```

CMPCR2 = 0x00;
CMPCR1 = 0x80;
CMPCR1 |= 0x30;
CMPCR1 &= ~0x08;
CMPCR1 |= 0x04;
CMPCR1 |= 0x02;
EA = 1;

```

```

// Enable comparator module
// Enable comparator edge interrupt
// P3.6 CMP+ The input pin
// P3.7 CMP- Input pin
// Enable comparator output

```

```

PCON = 0x02;
_nop_0;
_nop_0;
_nop_0;
_nop_0;

```

```

//MCU Enter power-down mode
// Enter the interrupt service program immediately after power-down and wake-up

```

```
while (1)
```

```

{
    P11 = ~P11;
}

```

Assembly code

The test operating frequency is

11.0592MHz

```

CMPCR1    DATA    0E6H
CMPCR2    DATA    0E7H

P1M1      DATA    091H
P1M0      DATA    092H
P0M1      DATA    093H
P0M0      DATA    094H
P2M1      DATA    095H
P2M0      DATA    096H
P3M1      DATA    0B1H
P3M0      DATA    0B2H
P4M1      DATA    0B3H
P4M0      DATA    0B4H
P5M1      DATA    0C9H
P5M0      DATA    0CAH

```

```

ORG       0000H
LJMP     MAIN
ORG       00ABH
LJMP     CMPISR

```

```
ORG       0100H
```

CMPISR:

```

ANL     CMPCR1,#NOT 40H
CPL     P1.0
RETI

```

```

; Clear
; interrupt sign ; Test port

```

MAIN:

```

MOV     SP,#5FH
MOV     P0M0,#00H
MOV     P0M1,#00H
MOV     P1M0,#00H
MOV     P1M1,#00H
MOV     P2M0,#00H
MOV     P2M1,#00H

```

```

MOV          P3M0, #00H
MOV          P3M1, #00H
MOV          P4M0, #00H
MOV          P4M1, #00H
MOV          P5M0, #00H
MOV          P5M1, #00H

MOV          CMPCR2, #00H
MOV          CMPCR1, #80H
ORL          CMPCR1, #30H
ANL          CMPCR1, #NOT 08H
ORL          CMPCR1, #04H
ORL          CMPCR1, #02H
SETB        EA

MOV          PCON, #02H
NOP
NOP
NOP
NOP

LOOP:
CPL          P1.1
JMP         LOOP

END

```


Enable the comparator module to enable the comparator edge interrupt
the input pin
;P3.6 CMP+
;P3.7 CMP- Input pin
Enable comparator output

;MCU Enter power-down mode
; Enter the interrupt service program immediately after power-down and wake-up

use 6.9.14

Function detection of operating voltage (battery voltage) LVD

If you need to use LVD, the function detects the battery voltage, then when downloading, you need to remove the low-voltage reset function. As shown in Bit (low voltage interruption is prohibited) The check mark of the hardware option needs to be removed



c Language code

The test operating frequency is
// 11.0592MHz:

```

#include "reg51.h"
#include "intrins.h"

#define FOSC          11059200UL
#define TIMS          (65536 - FOSC/4/100)
sfr RSTCFG

#define LVD2V0          = 0xff;
#define LVD2V4          0x00 //LVD@2.0V
#define LVD2V4          0x01 //LVD@2.4V
#define LVD2V7          0x02 //LVD@2.7V

```

```

#define      LVD3V0          0x03          //LVD@3.0V

#define      LVDF           0x20          //PCON.5

sfr      P1M1      =      0x91;
sfr      P1M0      =      0x92;
sfr      P0M1      =      0x93;
sfr      P0M0      =      0x94;
sfr      P2M1      =      0x95;
sfr      P2M0      =      0x96;
sfr      P3M1      =      0xb1;
sfr      P3M0      =      0xb2;
sfr      P4M1      =      0xb3;
sfr      P4M0      =      0xb4;
sfr      P5M1      =      0xc9;
sfr      P5M0      =      0xca;

void delay()
{
    int i;

    for (i=0; i<100; i++)
    {
        _nop_();
        _nop_();
        _nop_();
        _nop_();
    }
}

void main()
{
    unsigned char power;

    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;

    PCON &= ~LVDF;

    RSTCFG = LVD3V0;

    while (1)
    {
        power = 0x0f;

        RSTCFG = LVD3V0;

        delay();

        PCON &= ~LVDF;

        delay();

        if (PCON & LVDF)

```

```

    {
        power >>= 1;
        RSTCFG = LVD2V7;
        delay();
        PCON &= ~LVDF;
        delay();
        if (PCON & LVDF)
        {
            power >>= 1;
            RSTCFG = LVD2V4;
            delay();
            PCON &= ~LVDF;
            delay();
            if (PCON & LVDF)
            {
                power >>= 1;
                RSTCFG = LVD2V2;
                delay();
                PCON &= ~LVDF;
                delay();
                if (PCON & LVDF)
                {
                    power >>= 1;
                }
            }
        }
    }
}

RSTCFG = LVD3V0;          //P2.3~P2.0   Display battery level

P2 = ~power;

}
}

```

Assembly code

The test operating frequency is 11.0592MHz.

RSTCFG	DATA	0FFH	
LVD2V0	EQU	00H	;LVD@2.0V
LVD2V4	EQU	01H	;LVD@2.4V
LVD2V7	EQU	02H	;LVD@2.7V
LVD3V0	EQU	03H	;LVD@3.0V
LVDF	EQU	20H	;PCON. 5
P1M1	DATA	091H	
P1M0	DATA	092H	
P0M1	DATA	093H	
P0M0	DATA	094H	
P2M1	DATA	095H	
P2M0	DATA	096H	
P3M1	DATA	0B1H	
P3M0	DATA	0B2H	
P4M1	DATA	0B3H	
P4M0	DATA	0B4H	
P5M1	DATA	0C9H	
P5M0	DATA	0CAH	
	ORG	0000H	


```

        JMP          MAIN

MAIN:
        ORG          0100H

        MOV          SP, #5FH
        MOV          P0M0, #00H
        MOV          P0M1, #00H
        MOV          P1M0, #00H
        MOV          P1M1, #00H
        MOV          P2M0, #00H
        MOV          P2M1, #00H
        MOV          P3M0, #00H
        MOV          P3M1, #00H
        MOV          P4M0, #00H
        MOV          P4M1, #00H
        MOV          P5M0, #00H
        MOV          P5M1, #00H

        ANL          PCON, #NOT LVDF
        MOV          RSTCFG, #LVD3V0

LOOP:
        MOV          B, #0FH

        MOV          RSTCFG, #LVD3V0
        CALL         DELAY
        ANL          PCON, #NOT LVDF
        CALL         DELAY
        MOV          A, PCON
        ANL          A, #LVDF
        JZ           SKIP
        MOV          A, B
        CLR          C
        RRC          A
        MOV          B, A

        MOV          RSTCFG, #LVD2V7
        CALL         DELAY
        ANL          PCON, #NOT LVDF
        CALL         DELAY
        MOV          A, PCON
        ANL          A, #LVDF
        JZ           SKIP
        MOV          A, B
        CLR          C
        RRC          A
        MOV          B, A

        MOV          RSTCFG, #LVD2V4
        CALL         DELAY
        ANL          PCON, #NOT LVDF
        CALL         DELAY
        MOV          A, PCON
        ANL          A, #LVDF
        JZ           SKIP
        MOV          A, B
        CLR          C
        RRC          A
        MOV          B, A

```

```

MOV      RSTCFG,#LVD2V2
CALL    DELAY
ANL     PCON,#NOT LVDF
CALL    DELAY
MOV     A,PCON
ANL     A,#LVDF
JZ      SKIP
MOV     A,B
CLR     C
RRC     A
MOV     B,A

```

SKIP:

```

MOV     A,B
CPL     A
MOV     P2,A
JMP     LOOP

```

;P2.3~P2.0

Display battery level

DELAY:

```

MOV     R0,#100

```

NEXT:

```

NOP
NOP
NOP
NOP
DJNZ   R0,NEXT
RET
END

```

7 memory

STC12H The program memory and data memory of the series of microcontrollers are individually addressed. Because access to external memory is on-chip, external program memory cannot be accessed. The bus of the memory, all program memory of all microcontrollers is on-chip.

STC12H A large-capacity data memory is integrated into the series of microcontrollers. The internal data memory of the series of microcontrollers is physically and logically divided into two address spaces: internal data memory (RAM) and internal extensions (SFRs) inside of which data memory and special function registers. The addresses overlap, and different addressing methods are used to distinguish them in actual use.

7.1 Program memory

The program memory is used to store information such as user programs, data, and tables.

STC12H1K08 series monolithic internal integration of 28K Byte Flash Program memory (ROM).

After the microcontroller is reset, the content of the program counter (PC) is 0000H, and the program is executed from the 0000H unit. In addition, the address of the interrupt service program (also known as the interrupt vector) is also located in the program memory cell. In the program memory, each time an interrupt occurs and a response is received, the microcontroller will automatically jump to the corresponding interrupt entry address to execute the program. For example, the entry address of the timer/counter 0 (TIMER0) interrupt service program is 000BH, the entry address of the timer/counter 1 (TIMER1) interrupt service program is 001BH, etc. For more information about the entry address (interrupt vector) of the interrupt service program, please refer to the Interrupt Introduction section.

Since the interval between the adjacent interrupt entry addresses is only 8 bytes, it is generally impossible to save the complete interrupt service program. Instead, an unconditional transfer instruction in the address area of the interrupt response, pointing to the space where the interrupt service program is actually stored, is used.

The STC12H series microcontrollers all contain Flash data memory (EEPROM). Read/write data in bytes, erase in 512 bytes per page, and can be repeatedly programmed online to erase more than 100,000 times. It improves the flexibility and convenience of use.

7.2 Data memory

STC12H Internally integrated with a series of on-chip controllers store intermediate results and process data of program execution.

Single chip microcomputer series	Internal direct access (DATA)	Internal indirect access (IDATA)	Internal expansion RAM (XDATA)
STC12H1K08 series	128 byte	128 byte	1024 byte

inside RAM 7.2.1

Total internal RAM 256

Parts: low bytes, can be divided into 2 Byte and height 128 RAM Byte data storage

Device and tradition Compatible, can be directly addressable or indirectly addressable (in 80H-FFH extended, high 128 byte RAM)

It shares the same logical address as the special function 80H-FFH , But they are physically independent, and they are used through different register area, and both are distinguished by addressing. High byte 128 RAM can only be addressed indirectly, and the special function register area can only be directly addressed.

inside RAM The structure is shown in the figure below :

byte

Also known as universal RAM The area can be divided into working register bank area, bit addressable and

Area and stack area. The address of the working register group area is from 00H-0FH. Groups, each group is called a register byte unit,

RAM

The working register of the bits, the numbers are all R0-R7. But it belongs to a different physical space. By using the working register bank ,

Groups, each group contains 8 RAM 8. Is a commonly used register that provides 8 Groups are often not enough. The program that registers group is because

Can improve the computing speed. R0-R7. Introduction of the register. The combination determines the currently used working register bank, see below.

RS1 and RS0

7.2.2 Program status register (PSW)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
PSW	D0H	CY	AC	F0	RS1	RS0	OV	F1	P

CY: Borrowing sign.

AC: Auxiliary group advance Borrowing

F0: User flag.

0

RS1 · **RS0** : Working register selection bit

RS1	RS0	Working register bank (R0-R7)
0	0	Group 1 (00H ~ 07H)
0	1	Group 1 (08H ~ 0FH)
1	0	Group 1 (10H ~ 1FH)
1	1	Group 1 (20H ~ 2FH)

OV: Overflow standard Ambition.

F1: User flag.

1

P : Parity check flag.

The address of the bit-addressable area is from 00H to 7FH, inside RAM, low 128 bits. The unit can be like an ordinary unit, accessed by bytes the same way, you can also access any one of the units separately, for a total of 128 bits, the corresponding logical bit address range is 00H-7FH.

The address of the byte is also 00H-7FH, from the outside, the addresses of the two are the same, in fact, the two have this qualitative difference; the bit address points to a bit, while the byte address points to a byte unit, which is distinguished by using different instructions in

inside RAM in 30H-FFH. And stack area. One unit stack pointer of bits (SP), Used to point to the stack area. single After the chip machine is reset, the SP 07H, Points to the working register bank in 07H, Therefore, the user initializer should deal with stack pointer value is generally 07H. Failure rate are appropriate.

Bit dedicated register. It indicates that the internal stack pointer is located at the top of the stack. After the system is reset, bit 07H, So that the stack actually starts from the unit, consider 08H-1FH RAM.

When using these areas, it is best to use the value is changed. The units belong to the working register group, 1-3, If it is in the program design After pressing into the stack, The content increases.

SP The content increases.

7.2.3 Internal expansion (RAM, XRAM, XDATA)

In addition to the on-chip integration of a series of microcontrollers, the internal byte is also integrated into RAM. Methods and traditional microcontrollers to access external extensions is the same, but it does not use the address bus and high octet ground (Data bus and high octet ground). Address bus, P2^{mouth}, Low octet address bus, and RD^{WR} and ALE. Wait for the signal on the port.

In assembly language, internal extensions (RAM, MOVX) Instruction access ,

```
MOVX    A,@DPTR
MOVX    @DPTR,A
MOVX    A,@Ri
MOVX    @Ri,A
```

in C Just declare the storage type. such as :

```
xdata/pdata In
unsigned char xdata i;
unsigned int pdata j;
```

That is to say, note : Bytes, in the low The subscription variable, in the All the type, the compiler will

XDATA of pdata C Area, and use MOVX @Ri,A and MOVX A@Ri automatically assign the variable for access.

xdata 0000H~00FFH

MCU internal expansion Whether it can be accessed, subject to the auxiliary register Bit control.

7.2.4 Auxiliary register (AUXR)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
AUXR	SEH	T0x12	T1x12	UART_M0x6	T2R	T2_CT	T2x12	EXTRAM	S1S2

EXTRAM: Extended RAM Access control

0: Access to internal extensions

1: Internal expansion Disabled.

7.2.5 External extension

XDATA RAM ' XRAM '

And above microcontrollers with extension series package STC12H1040. The number of pins is 40. The ability of external data memory. Number of visits to the outside is 64KB.

According to the memory period, the signal must be effective. A new control external has been added to the series of microcontrollers.

The special function register, `BUS_SPEED`. The description is as follows:

7.2.6 Bus speed control register (`BUS_SPEED`)

symbol	address		B6 B7	B5	B4	B3	B2	B1	B0
<code>BUS_SPEED</code>	A1H	<code>RW_S[1:0]</code>					<code>SPEED[2:0]</code>		

`RD`/`WR` `RW_S[1:0]`: Control line selection bit


for `RD` P4.0: P4.2 for `WR`

x1: Reserved

`SPEED[2:0]`: BUS read and write speed control (preparation time and retention time of control signal and data signal when reading and writing data)

instruction	Number	
	Access to internal extension of clocks RAM	Access to external extension RAM
<code>MOVX A,@Ri</code>	3	3+5*
<code>MOVX @Ri,A</code>	3	(<code>SPEED</code> +1) 3+5* (<code>SPEED</code> +1)
<code>MOVX A,@DPTR</code>	2	2+5* (<code>SPEED</code> +1)
<code>MOVX @DPTR,A</code>	2	2+5* (<code>SPEED</code> +1)

Read and write external extension timing is shown in the figure below:



8051 7.2.7 Bit-addressable data memory

The bit-addressable data memory inside the single-chip microcomputer includes two

parts: the address range of the first part is 8051

The mapping of the address bytes of

The bit addressing area where the range is is the data area, which is 80H~FFH 00H~7FH 20H~2FH

the second part; and the bit addressing area 80H~FFH

16 The domain is the address in all special function registers that can be 816

Divisible by A special function register (including

A8H

D8H E0H

E8H F0H F8H

C0H B0H B8H C8H D0H

Data storage address	Bit addressing							
	B7	B6	B5	address B4 B3		B2	B1	B0
F8H (P7) F0H (B)	FFH F8H.7	FEH F8H.6	FDH F8H.5	FCH F8H.4	FBH F8H.3	FAH F8H.2	F9H F8H.1	F8H F8H.0
E8H (P6)	F7H F0H.7	F6H F0H.6	F5H F0H.5	F4H F0H.4	F3H F0H.3	F2H F0H.2	F1H F0H.1	F0H F0H.0
E0H (ACC)	EFH E8H.7	EEH E8H.6	EDH E8H.5	ECH E8H.4	EBH E8H.3	EAH E8H.2	E9H E8H.1	E8H E8H.0
D8H (CCON)	E7H E0H.7	E6H E0H.6	E5H E0H.5	E4H E0H.4	E3H E0H.3	E2H E0H.2	E1H E0H.1	E0H E0H.0
D0H (PSW)	DFH D8H.7	DEH D8H.6	DDH D8H.5	DCH D8H.4	DBH D8H.3	DAH D8H.2	D9H D8H.1	D8H D8H.0
C8H (P5)	D7H D0H.7	D6H D0H.6	D5H D0H.5	D4H D0H.4	D3H D0H.3	D2H D0H.2	D1H D0H.1	D0H D0H.0
C0H (P4)	CFH C8H.7	CEH C8H.6	CDH C8H.5	CCH C8H.4	CBH C8H.3	CAH C8H.2	C9H C8H.1	C8H C8H.0
B8H (IP)	C7H C0H.7	C6H C0H.6	C5H C0H.5	C4H C0H.4	C3H C0H.3	C2H C0H.2	C1H C0H.1	C0H C0H.0
B0H (P3)	BFH B8H.7	BEH B8H.6	BDH B8H.5	BCH B8H.4	BBH B8H.3	BAH B8H.2	B9H B8H.1	B8H B8H.0
A8H (IE)	B7H B0H.7	B6H B0H.6	B5H B0H.5	B4H B0H.4	B3H B0H.3	B2H B0H.2	B1H B0H.1	B0H B0H.0
A0H (P2)	AFH A8H.7	AEH A8H.6	ADH A8H.5	ACH A8H.4	ABH A8H.3	AAH A8H.2	A9H A8H.1	A8H A8H.0
98H (SCON)	A7H A0H.7	A6H A0H.6	A5H A0H.5	A4H A0H.4	A3H A0H.3	A2H A0H.2	A1H A0H.1	A0H A0H.0
88H (TCON)	9FH 98H.7	9EH 98H.6	9DH 98H.5	9CH 98H.4	9BH 98H.3	9AH 98H.2	99H 98H.1	98H 98H.0
80H (P0)	97H 90H.7	96H 90H.6	95H 90H.5	94H 90H.4	93H 90H.3	92H 90H.2	91H 90H.1	90H 90H.0
2FH	8FH 2FH.7	8EH 2FH.6	8DH 2FH.5	8CH 2FH.4	8BH 2FH.3	8AH 2FH.2	89H 2FH.1	88H 2FH.0
2EH	87H 2EH.7	86H 2EH.6	85H 2EH.5	84H 2EH.4	83H 2EH.3	82H 2EH.2	81H 2EH.1	80H 2EH.0
2DH	7FH 2DH.7	7EH 2DH.6	7DH 2DH.5	7CH 2DH.4	7BH 2DH.3	7AH 2DH.2	79H 2DH.1	78H 2DH.0
2CH	77H 2CH.7	76H 2CH.6	75H 2CH.5	74H 2CH.4	73H 2CH.3	72H 2CH.2	71H 2CH.1	70H 2CH.0
2BH	6FH 2BH.7	6EH 2BH.6	6DH 2BH.5	6CH 2BH.4	6BH 2BH.3	6AH 2BH.2	69H 2BH.1	68H 2BH.0
2AH	67H 2AH.7	66H 2AH.6	65H 2AH.5	64H 2AH.4	63H 2AH.3	62H 2AH.2	61H 2AH.1	60H 2AH.0
29H	5FH 29H.7	5EH 29H.6	5DH 29H.5	5CH 29H.4	5BH 29H.3	5AH 29H.2	59H 29H.1	58H 29H.0

28H	47H 28H. 7	46H 28H. 6	45H 28H. 5	44H 28H. 4	43H 28H. 3	42H 28H. 2	41H 28H. 1	40H 28H. 0
27H	3FH 27H. 7	3EH 27H. 6	3DH 27H. 5	3CH 27H. 4	3BH 27H. 3	3AH 27H. 2	39H 27H. 1	38H 27H. 0
26H	37H 26H. 7	36H 26H. 6	35H 26H. 5	34H 26H. 4	33H 26H. 3	32H 26H. 2	31H 26H. 1	30H 26H. 0
25H	2FH 25H. 7	2EH 25H. 6	2DH 25H. 5	2CH 25H. 4	2BH 25H. 3	2AH 25H. 2	29H 25H. 1	28H 25H. 0
24H	27H 24H. 7	26H 24H. 6	25H 24H. 5	24H 24H. 4	23H 24H. 3	22H 24H. 2	21H 24H. 1	20H 24H. 0
23H	1FH 23H. 7	1EH 23H. 6	1DH 23H. 5	1CH 23H. 4	1BH 23H. 3	1AH 23H. 2	19H 23H. 1	18H 23H. 0
22H	17H 22H. 7	16H 22H. 6	15H 22H. 5	14H 22H. 4	13H 22H. 3	12H 22H. 2	11H 22H. 1	10H 22H. 0
21H	0FH 21H. 7	0EH 21H. 6	0DH 21H. 5	0CH 21H. 4	0BH 21H. 3	0AH 21H. 2	09H 21H. 1	08H 21H. 0
20H	07H 20H. 7	06H 20H. 6	05H 20H. 5	04H 20H. 4	03H 20H. 3	02H 20H. 2	01H 20H. 1	00H 20H. 0

STC MCU

Special parameters in the memory, The program can be burned when downloading

STC12H

The internal data memory and program memory of the series of microcontrollers store some special parameters related to the chip,

unique ID including: Global number,

32K

The frequency of the power-down wake-up timer, the value of the internal reference signal source, and the parameters. 1.19V IRC
These parameters are in the program memory storage addresses in are as follows :

Parameter name	Save address			Parameter description
	STC12H1K08	STC12H1K16	STC12H1K28	
Globally unique number _{ID}	1FF9H-1FFFH	2FF9H-2FFFH	43F9H-43FFFH	7 Byte
inside 1.19V Reference signal source	1FF7H-1FF8H	2FF7H-2FF8H	43F7H-43F8H	millivolt (high byte first)
The frequency of the power-down wake-up timer	2KF5H-2KF6H	2FF5H-2FF6H	43F5H-43F6H	Hz (High byte comes first)
22.1184MHz of 20M Frequency band) IRC Parameters (1FF4H	2FF4H	43F4H	-
24MHz of 20M Frequency band) IRC Parameters (1FF3H	2FF3H	43F3H	-
20M Frequency band)	1FF2H	2FF2H	43F2H	The firmware version is 7.3.12U And subsequent versions are valid
IRC Parameters (20MHz of	1FF1H	2FF1H	43F1H	
IRC27MHz	1FF0H	2FF0H	43F0H	
of IRC30MHz Parameters (35M Frequency band) parameters (35M Frequency band)	1FEFH	2FEFH	43EFH	
of IRC33.1776MHz Frequency band)	1FEEH	2FEEH	43EEH	
35MHz of 35M Frequency band) IRC Parameters (1FEDH	2FEDH	43EDH	
36.864MHz of IRC Parameters (35M Frequency band)	1FECH	2FECH	43ECH	
Reserved	1FEBH	2FEBH	43EBH	
reserved	1FEAH	2FEAH	43EAH	
Frequency band _{VRTRIM} parameters _{20M}	1FE9H	2FE9H	43E9H	

These parameters are in the data memory The storage addresses in are as follows :


Parameter name	Save address	Parameter description
inside 1.19V Reference signal source	idata : 0EFH-0F0H	Millivolt (high byte front)
The only one in the world _{ID} The frequency	idata : 0F1H-0F7H	7 Byte (high byte
of the power-down wake-up timer	idata : 0F8H-0F9H	Hz comes first)
of IRC parameters 22.1184MHz	idata : 0FAH	-
24MHz of IRC parameters	idata : 0FBH	-

Special note

Because it is recommended to be used to read. Recommended to be used to read.

Due to these The size of the user can be set by themselves, it is possible to save EEPROM to important parameters. The space is several orders of magnitude. And artificially erase or modify important parameters, so use this model for numbering. ID. You may need to consider this issue when encrypting the line.

By default, there is only in the program memory. The only one in the world inside. The data of the external signal source. Power-down wake-up timer. Frequency and The parameters are not available. When downloading, select the option shown in the figure below to be available.



Read inside 12H1 (Reference signal source value from Program memory (ROM)

Reading)

C Language code

```
// The test operating frequency is
// 11.0592MHz;
```

```
#include "reg51. h"
```

```
#include "intrins. h"
```

```
#define FOSC 11059200UL
```

```
#define BRT (65536 - FOSC / 115200 / 4)
```

```
sfr AUXR
```

```
sfr P1M1 = 0x8e;
```

```
sfr P1M0 = 0x91;
```

```
sfr P0M1 = 0x92;
```

```
sfr P0M0 = 0x93;
```

```
sfr P2M1 = 0x94;
```

```
sfr P2M0 = 0x95;
```

```
sfr P3M1 = 0x96;
```

```
sfr P3M0 = 0xb1;
```

```
sfr P3M0 = 0xb2;
```

```
sfr P4M1 = 0xb3;
```

```
sfr P4M0 = 0xb4;
```

```
sfr P5M1 = 0xc9;
```

```
sfr P5M0 = 0xca;
```

```
bit busy;
```

```
int *BGV;
```

```
void UartIsr() interrupt 4
```

```
{
```

```
if (TI)
```

```
{
```

```
TI = 0;
```

```
busy = 0;
```

```
}
```

```
if (RI)
```

```
{
```

```
RI = 0;
```

```
}
```

```
}
```

```
void UartInit()
```

```
{
```

```
SCON = 0x50;
```

```
TMOD = 0x00;
```

```
TL1 = BRT;
```

```
TH1 = BRT >> 8;
```

```
TR1 = 1;
```

```
AUXR = 0x40;
```

```
busy = 0;
```

```
}
```

```
void UartSend(char dat)
```

```

{
    while (busy);
    busy = 1;
    SBUF = dat;
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;

    BGV = (int code *)0x3ff7; //STC12H1K16
    UartInit();
    ES = 1;
    EA = 1;
    UartSend(*BGV >> 8); // Read inside 0x19V The high byte of the reference signal source
    UartSend(*BGV); // Read inside The low byte of the reference signal source

    while (1);
}

```

Assembly code

The test operating frequency is 11.0592MHz;

AUXR	DATA	8EH	
BGV	EQU	03FF7H	;STC12H1K16
BUSY	BIT	20H.0	
P1M1	DATA	091H	
P1M0	DATA	092H	
P0M1	DATA	093H	
P0M0	DATA	094H	
P2M1	DATA	095H	
P2M0	DATA	096H	
P3M1	DATA	0B1H	
P3M0	DATA	0B2H	
P4M1	DATA	0B3H	
P4M0	DATA	0B4H	
P5M1	DATA	0C9H	
P5M0	DATA	0CAH	
	ORG	0000H	
	LJMP	MAIN	
	ORG	0023H	
	LJMP	UART_ISR	
	ORG	0100H	

UART_ISR:

```

JNB    TI,CHKRI
CLR    TI
CLR    BUSY

```

CHKRI:

```

JNB    RI,UARTISR_EXIT
CLR    RI

```

UARTISR_EXIT:

```

RETI

```

UART_INIT:

```

MOV    SCON,#50H
MOV    TMOD,#00H
MOV    T1,#0E8H           ;65536-11059200/115200/4=0FFE8H
MOV    TH1,#0FFH
SETB   TRI
MOV    AUXR,#40H
CLR    BUSY
RET

```

UART_SEND:

```

JB     BUSY,$
SETB   BUSY
MOV    SBUF,A
RET

```

MAIN:

```

MOV    SP,#5FH
MOV    P0M0,#00H
MOV    P0M1,#00H
MOV    P1M0,#00H
MOV    P1M1,#00H
MOV    P2M0,#00H
MOV    P2M1,#00H
MOV    P3M0,#00H
MOV    P3M1,#00H
MOV    P4M0,#00H
MOV    P4M1,#00H
MOV    P5M0,#00H
MOV    P5M1,#00H

LCALL  UART_INIT
SETB   ES
SETB   EA

MOV    DPTR,#BGV
CLR    A
MOVC   A,@A+DPTR
LCALL  UART_SEND
MOV    A,#1
MOVC   A,@A+DPTR
LCALL  UART_SEND

```

Read inside 0.19V The high byte of the reference signal source

Read inside 0.19V The low byte of the reference signal source

LOOP:

```

JMP    LOOP

END

```

7.3.2 Read inside 1.19V (Reference signal source value from Reading)

Language code c

// The test operating frequency is 11.0592MHz.

```
#include "reg51.h"
#include "intrins.h"

#define FOSC 11059200UL
#define BRT (65536 - FOSC / 115200 / 4)

sfr AUXR = 0x8e;
sfr P1M1 = 0x91;
sfr P1M0 = 0x92;
sfr P0M1 = 0x93;
sfr P0M0 = 0x94;
sfr P2M1 = 0x95;
sfr P2M0 = 0x96;
sfr P3M1 = 0xb1;
sfr P3M0 = 0xb2;
sfr P4M1 = 0xb3;
sfr P4M0 = 0xb4;
sfr P5M1 = 0xc9;
sfr P5M0 = 0xca;

bit busy;
int *BGV;

void UartIsr() interrupt 4
{
    if (TI)
    {
        TI = 0;
        busy = 0;
    }
    if (RI)
    {
        RI = 0;
    }
}

void UartInit()
{
    SCON = 0x50;
    TMOD = 0x00;
    TL1 = BRT;
    TH1 = BRT >> 8;
    TR1 = 1;
    AUXR = 0x40;
    busy = 0;
}

void UartSend(char dat)
{
    while (busy);
}
```



```

    busy = 1;
    SBUF = dat;
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;

    BGV = (int idata *)0xef;
    UartInit();
    ES = 1;
    EA = 1;
    UartSend(*BGV >> 8); // Read inside 1.19V The high byte of the reference signal source
    UartSend(*BGV);      // Read inside The low byte of the reference signal source
    while (1);
}

```

Assembly code

The test operating frequency is 11.0592MHz

AUXR	DATA	8EH
BGV	DATA	0EFH
BUSY	BIT	20H.0
P1M1	DATA	091H
P1M0	DATA	092H
P0M1	DATA	093H
P0M0	DATA	094H
P2M1	DATA	095H
P2M0	DATA	096H
P3M1	DATA	0B1H
P3M0	DATA	0B2H
P4M1	DATA	0B3H
P4M0	DATA	0B4H
P5M1	DATA	0C9H
P5M0	DATA	0CAH
	ORG	0000H
	LJMP	MAIN
	ORG	0023H
	LJMP	UART_ISR
	ORG	0100H

UART_ISR:

```

        JNB     TI,CHKRI
        CLR    TI
        CLR    BUSY

CHKRI:

        JNB     RI,UARTISR_EXIT
        CLR    RI

UARTISR_EXIT:

        RETI

UART_INIT:

        MOV    SCON,#50H
        MOV    TMOD,#00H
        MOV    TLI,#0E8H
        MOV    TH1,#0FFH
        SETB   TRI
        MOV    AUXR,#40H
        CLR    BUSY
        RET

UART_SEND:

        JB     BUSY,$
        SETB   BUSY
        MOV    SBUF,A
        RET

MAIN:

        MOV    SP,#5FH
        MOV    P0M0,#00H
        MOV    P0M1,#00H
        MOV    P1M0,#00H
        MOV    P1M1,#00H
        MOV    P2M0,#00H
        MOV    P2M1,#00H
        MOV    P3M0,#00H
        MOV    P3M1,#00H
        MOV    P4M0,#00H
        MOV    P4M1,#00H
        MOV    P5M0,#00H
        MOV    P5M1,#00H

        LCALL  UART_INIT
        SETB   ES
        SETB   EA

        MOV    R0,#BGV
        MOV    A,@R0
        LCALL  UART_SEND
        INC    R0
        MOV    A,@R0
        LCALL  UART_SEND

LOOP:

        JMP    LOOP

        END

```

Read inside ^{.19V} The high byte of the reference signal source

Read inside ^{.19V} The low byte of the reference signal source

7.3.3 Read the only one in the world (Number from Flash Program memory (ROM) Read in)

C Language code

// The test operating frequency is 11.0592MHz;

```
#include "reg51. h"
```

```
#include "intrins. h"
```

```
#define FOSC 11059200UL
```

```
#define BRT (65536 - FOSC / 115200 / 4)
```

```
sfr AUXR
```

```
= 0x8e;
```

```
sfr P1M1
```

```
= 0x91;
```

```
sfr P1M0
```

```
= 0x92;
```

```
sfr P0M1
```

```
= 0x93;
```

```
sfr P0M0
```

```
= 0x94;
```

```
sfr P2M1
```

```
= 0x95;
```

```
sfr P2M0
```

```
= 0x96;
```

```
sfr P3M1
```

```
= 0xb1;
```

```
sfr P3M0
```

```
= 0xb2;
```

```
sfr P4M1
```

```
= 0xb3;
```

```
sfr P4M0
```

```
= 0xb4;
```

```
sfr P5M1
```

```
= 0xca;
```

```
sfr P5M0
```

```
bit busy;
```

```
char *ID;
```

```
void UartIsr() interrupt 4
```

```
{
```

```
if (TI)
```

```
{
```

```
TI = 0;
```

```
busy = 0;
```

```
}
```

```
if (RI)
```

```
{
```

```
RI = 0;
```

```
}
```

```
}
```

```
void UartInit()
```

```
{
```

```
SCON = 0x50;
```

```
TMOD = 0x00;
```

```
TL1 = BRT;
```

```
TH1 = BRT >> 8;
```

```
TR1 = 1;
```

```
AUXR = 0x40;
```

```
busy = 0;
```

```
}
```

```
void UartSend(char dat)
```

```
{
```

```
while (busy);
```

```
busy = 1;
```

```

        SBUF = dat;
    }

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;

    char i;

    ID = (char code *)0x3ff9; //STC12H1K16
    UartInit();
    ES = 1;
    EA = 1;

    for (i=0; i<7; i++)
    {
        UartSend(ID[i]);
    }

    while (1);
}

```

Assembly code

The test operating frequency is
11.0592MHz

```

AUXR          DATA          8EH
ID            EQU            03FF9H                ;STC12H1K16

BUSY          BIT            20H.0

P1M1          DATA          091H
P1M0          DATA          092H
P0M1          DATA          093H
P0M0          DATA          094H
P2M1          DATA          095H
P2M0          DATA          096H
P3M1          DATA          0B1H
P3M0          DATA          0B2H
P4M1          DATA          0B3H
P4M0          DATA          0B4H
P5M1          DATA          0C9H
P5M0          DATA          0CAH

                ORG            0000H
                LJMP           MAIN
                ORG            0023H
                LJMP           UART_ISR

```

```

        ORG            0100H

UART_ISR:

        JNB          TI,CHKRI
        CLR          TI
        CLR          BUSY

CHKRI:

        JNB          RI,UARTISR_EXIT
        CLR          RI

UARTISR_EXIT:

        RETI

UART_INIT:

        MOV          SCON,#50H
        MOV          TMOD,#00H
        MOV          T1,#0E8H           ;65536-11059200/115200/4=0FFE8H
        MOV          TH1,#0FFH
        SETB         TR1
        MOV          AUXR,#40H
        CLR          BUSY
        RET

UART_SEND:

        JB           BUSY,$
        SETB         BUSY
        MOV          SBUF,A
        RET

MAIN:

        MOV          SP,#5FH
        MOV          P0M0,#00H
        MOV          P0M1,#00H
        MOV          P1M0,#00H
        MOV          P1M1,#00H
        MOV          P2M0,#00H
        MOV          P2M1,#00H
        MOV          P3M0,#00H
        MOV          P3M1,#00H
        MOV          P4M0,#00H
        MOV          P4M1,#00H
        MOV          P5M0,#00H
        MOV          P5M1,#00H

        LCALL       UART_INIT
        SETB         ES
        SETB         EA

        MOV          DPTR,#ID
        MOV          RI,#7

NEXT:   CLR          A
        MOVC         A,@A+DPTR
        LCALL       UART_SEND
        INC          DPTR
        DJNZ        RI,NEXT

LOOP:   JMP          LOOP

```

END

~~7.3.4 Read the only one in the world (Number from RAM) Reading~~

C Language code

// The test operating frequency is
11.0592MHz;

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```
#define FOSC 11059200UL
```

```
#define BRT (65536 - FOSC / 115200 / 4)
```

```
sfr AUXR
```

```
= 0x8e;
```

```
sfr P1M1
```

```
= 0x91;
```

```
sfr P1M0
```

```
= 0x92;
```

```
sfr P0M1
```

```
= 0x93;
```

```
sfr P0M0
```

```
= 0x94;
```

```
sfr P2M1
```

```
= 0x95;
```

```
sfr P2M0
```

```
= 0x96;
```

```
sfr P3M1
```

```
= 0xb1;
```

```
sfr P3M0
```

```
= 0xb2;
```

```
sfr P4M1
```

```
= 0xb3;
```

```
sfr P4M0
```

```
= 0xc9;
```

```
sfr P5M1
```

```
= 0xca;
```

```
sfr P5M0
```

```
bit busy;
```

```
char *ID;
```

```
void UartIsr() interrupt 4
```

```
{
```

```
if (TI)
```

```
{
```

```
TI = 0;
```

```
busy = 0;
```

```
}
```

```
if (RI)
```

```
{
```

```
RI = 0;
```

```
}
```

```
}
```

```
void UartInit()
```

```
{
```

```
SCON = 0x50;
```

```
TMOD = 0x00;
```

```
TL1 = BRT;
```

```
TH1 = BRT >> 8;
```

```
TR1 = 1;
```

```
AUXR = 0x40;
```

```
busy = 0;
```

```
}
```

```

void UartSend(char dat)
{
    while (busy);
    busy = 1;
    SBUF = dat;
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;

    char i;

    ID = (char idata *)0xf1;
    UartInit();
    ES = 1;
    EA = 1;
    for (i=0; i<7; i++)
    {
        UartSend(ID[i]);
    }

    while (1);
}

```

Assembly code

The test operating frequency is
11.0592MHz

AUXR	DATA	8EH
ID	DATA	0F1H
BUSY	BIT	20H.0
P1M1	DATA	091H
P1M0	DATA	092H
P0M1	DATA	093H
P0M0	DATA	094H
P2M1	DATA	095H
P2M0	DATA	096H
P3M1	DATA	0B1H
P3M0	DATA	0B2H
P4M1	DATA	0B3H
P4M0	DATA	0B4H
P5M1	DATA	0C9H
P5M0	DATA	0CAH

```

    ORG          0000H
    LJMP        MAIN
    ORG          0023H
    LJMP        UART_ISR

    ORG          0100H

UART_ISR:
    JNB        TI,CHKRI
    CLR        TI
    CLR        BUSY

CHKRI:
    JNB        RI,UARTISR_EXIT
    CLR        RI

UARTISR_EXIT:
    RETI

UART_INIT:
    MOV        SCON,#50H
    MOV        TMOD,#00H
    MOV        T1,#0E8H                ;65536-11059200/115200/4=0FFE8H
    MOV        TH1,#0FFH
    SETB       TR1
    MOV        AUXR,#40H
    CLR        BUSY
    RET

UART_SEND:
    JB         BUSY,$
    SETB       BUSY
    MOV        SBUF,A
    RET

MAIN:
    MOV        SP,#5FH
    MOV        P0M0,#00H
    MOV        P0M1,#00H
    MOV        P1M0,#00H
    MOV        P1M1,#00H
    MOV        P2M0,#00H
    MOV        P2M1,#00H
    MOV        P3M0,#00H
    MOV        P3M1,#00H
    MOV        P4M0,#00H
    MOV        P4M1,#00H
    MOV        P5M0,#00H
    MOV        P5M1,#00H

    LCALL     UART_INIT
    SETB      ES
    SETB      EA

    MOV        R0,#1D
    MOV        R1,#7
NEXT:
    MOV        A,@R0
    LCALL     UART_SEND
    INC        R0
    DJNZ      R1,NEXT

```

LOOP:

JMP LOOP

END

7.3.5 read 32K
(ROM) Read in

The frequency of the power-down wake-up timer

Program memory

Language code

The test operating frequency is
// 11.0592MHz:

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```
#define FOSC 11059200UL
```

```
#define BRT (65536 - FOSC / 115200 / 4)
```

```
sfr AUXR
```

```
sfr P1M1 = 0x8e;
```

```
sfr P1M0 = 0x91;
```

```
sfr P0M1 = 0x92;
```

```
sfr P0M0 = 0x93;
```

```
sfr P2M1 = 0x94;
```

```
sfr P2M0 = 0x95;
```

```
sfr P3M1 = 0xb1;
```

```
sfr P3M0 = 0xb2;
```

```
sfr P4M1 = 0xb3;
```

```
sfr P4M0 = 0xb4;
```

```
sfr P4M1 = 0xc9;
```

```
sfr P5M1 = 0xca;
```

```
sfr P5M0
```

```
bit busy;
```

```
int *F32K;
```

```
void UartIsr() interrupt 4
```

```
{
```

```
if (TI)
```

```
{
```

```
TI = 0;
```

```
busy = 0;
```

```
}
```

```
if (RI)
```

```
{
```

```
RI = 0;
```

```
}
```

```
}
```

```
void UartInit()
```

```
{
```

```
SCON = 0x50;
```

```
TMOD = 0x00;
```

```
TL1 = BRT;
```

```

    TH1 = BRT >> 8;
    TR1 = 1;
    AUXR = 0x40;
    busy = 0;
}

void UartSend(char dat)
{
    while (busy);
    busy = 1;
    SBUF = dat;
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;

    F32K = (int code *)0x3ff5; //STC12H1K16
    UartInit();
    ES = 1;
    EA = 1;

    UartSend(*F32K >> 8); //read 32K High byte of frequency
    UartSend(*F32K); //read Low byte of frequency

    while (1);
}

```

Assembly code

The test operating frequency is 11.0592MHz

```

AUXR      DATA      8EH
F32K      EQU        03FF5H          ;STC12H1K16

BUSY      BIT        20H.0

P1M1      DATA      091H
P1M0      DATA      092H
P0M1      DATA      093H
P0M0      DATA      094H
P2M1      DATA      095H
P2M0      DATA      096H
P3M1      DATA      0B1H
P3M0      DATA      0B2H
P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H

```



```

PSM0          DATA          0CAH

                ORG          0000H
                LJMP        MAIN
                ORG          0023H
                LJMP        UART_ISR

                ORG          0100H

UART_ISR:
                JNB         TI,CHKRI
                CLR         TI
                CLR         BUSY

CHKRI:
                JNB         RI,UARTISR_EXIT
                CLR         RI

UARTISR_EXIT:
                RETI

UART_INIT:
                MOV         SCON,#50H
                MOV         TMOD,#00H
                MOV         T1,#0E8H
                MOV         TH1,#0FFH
                SETB        TRI
                MOV         AUXR,#40H
                CLR         BUSY
                RET

UART_SEND:
                JB          BUSY,$
                SETB        BUSY
                MOV         SBUF,A
                RET

MAIN:
                MOV         SP,#5FH
                MOV         P0M0,#00H
                MOV         P0M1,#00H
                MOV         P1M0,#00H
                MOV         P1M1,#00H
                MOV         P2M0,#00H
                MOV         P2M1,#00H
                MOV         P3M0,#00H
                MOV         P3M1,#00H
                MOV         P4M0,#00H
                MOV         P4M1,#00H
                MOV         P5M0,#00H
                MOV         P5M1,#00H

                LCALL        UART_INIT
                SETB        ES
                SETB        EA

                MOV         DPTR,#F32K
                CLR         A
                MOVC         A,@A+DPTR
                LCALL        UART_SEND
                INC         DPTR

```

;65536-11059200/115200/4=0FFE8H

,read 32K High byte of frequency

```

        CLR            A
        MOVX          A,@A+DPTR
        LCALL         UART_SEND
        ;read 32K Low byte of frequency

LOOP:
        JMP          LOOP

        END

```

7.3.6 read 32K The frequency of the power-down wake-up timer is from

C Language code

The test operating frequency is
 // 11.0592MHz;

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```
#define FOSC 11059200UL
#define BRT (65536 - FOSC / 115200 / 4)
```

```
sfr AUXR
```

```
sfr P1M1 = 0x8e;
```

```
sfr P1M0 = 0x91;
```

```
sfr P0M1 = 0x92;
```

```
sfr P0M0 = 0x93;
```

```
sfr P2M1 = 0x94;
```

```
sfr P2M0 = 0x95;
```

```
sfr P3M1 = 0xb1;
```

```
sfr P3M0 = 0xb2;
```

```
sfr P4M1 = 0xb3;
```

```
sfr P4M0 = 0xb4;
```

```
sfr P4M0 = 0xc9;
```

```
sfr P5M1 = 0xca;
```

```
sfr P5M0
```

```
bit busy;
```

```
int *F32K;
```

```
void UartIsr() interrupt 4
```

```
{
```

```
    if (TI)
```

```
    {
```

```
        TI = 0;
```

```
        busy = 0;
```

```
    }
```

```
    if (RI)
```

```
    {
```

```
        RI = 0;
```

```
    }
```

```
}
```

```
void UartInit()
```

```
{
```

```
    SCON = 0x50;
```

```
    TMOD = 0x00;
```

```
}
```

```

    TL1 = BRT;
    TH1 = BRT >> 8;
    TR1 = 1;
    AUXR = 0x40;
    busy = 0;
}

void UartSend(char dat)
{
    while (busy);
    busy = 1;
    SBUF = dat;
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;

    F32K = (int idata *)0x78;
    UartInit();
    ES = 1;
    EA = 1;
    UartSend(*F32K >> 8); //read 32K High byte of frequency
    UartSend(*F32K); //read Low byte of frequency

    while (1);
}

```

Assembly code

The test operating frequency is
11.0592MHz

AUXR	DATA	8EH
F32K	DATA	0F8H
BUSY	BIT	20H.0
P1M1	DATA	091H
P1M0	DATA	092H
P0M1	DATA	093H
P0M0	DATA	094H
P2M1	DATA	095H
P2M0	DATA	096H
P3M1	DATA	0B1H
P3M0	DATA	0B2H
P4M1	DATA	0B3H
P4M0	DATA	0B4H

```

P5M1      DATA      0C9H
P5M0      DATA      0CAH

          ORG          0000H
          LJMP        MAIN
          ORG          0023H
          LJMP        UART_ISR

```

```

          ORG          0100H

```

UART_ISR:

```

          JNB         TI,CHKRI
          CLR         TI
          CLR         BUSY

```

CHKRI:

```

          JNB         RI,UARTISR_EXIT
          CLR         RI

```

UARTISR_EXIT:

```

          RETI

```

UART_INIT:

```

          MOV         SCON,#50H
          MOV         TMOD,#00H
          MOV         T1,0E8H           ;65536-11059200/115200/A=0FFE8H
          MOV         TH1,0FFH
          SETB        TRI
          MOV         AUXR,#40H
          CLR         BUSY
          RET

```

UART_SEND:

```

          JB          BUSY,$
          SETB        BUSY
          MOV         SBUF,A
          RET

```

MAIN:

```

          MOV         SP,#5FH
          MOV         P0M0,#00H
          MOV         P0M1,#00H
          MOV         P1M0,#00H
          MOV         P1M1,#00H
          MOV         P2M0,#00H
          MOV         P2M1,#00H
          MOV         P3M0,#00H
          MOV         P3M1,#00H
          MOV         P4M0,#00H
          MOV         P4M1,#00H
          MOV         P5M0,#00H
          MOV         P5M1,#00H

          LCALL      UART_INIT
          SETB        ES
          SETB        EA

          MOV         R0,#F32K
          MOV         A,@R0
          LCALL      UART_SEND
          INC         R0

```

,read 32K High byte of frequency

```

MOV     A,@R0
LCALL  UART_SEND

LOOP:

JMP     LOOP

END

```

7.3.7 User-defined interior IRC (Frequency from Flash Program memory (ROM) in read)

Language code c

The test operating frequency is 11.0592MHz

```

#include "reg51.h"
#include "intrins.h"

#define CLKSEL      (*(unsigned char volatile xdata *)0xfe00)
#define CLKDIV     (*(unsigned char volatile xdata *)0xfe01)

```

The following table is 808-20Pin

List of parameters

```

#define ID_ROMADDR      ((unsigned char code *)0x1ff9)
#define VREF_ROMADDR   (*(unsigned int code *)0x1ff7)
#define F32K_ROMADDR   (*(unsigned int code *)0x1ff5)
#define T22M_ROMADDR   (*(unsigned char code *)0x1ff4) //22.1184MHz
#define T24M_ROMADDR   (*(unsigned char code *)0x1ff3) //24MHz
#define T20M_ROMADDR   (*(unsigned char code *)0x1ff2) //20MHz
#define T27M_ROMADDR   (*(unsigned char code *)0x1ff1) //27MHz
#define T30M_ROMADDR   (*(unsigned char code *)0x1ff0) //30MHz
#define T33M_ROMADDR   (*(unsigned char code *)0x1fe9) //33.1776MHz
#define T35M_ROMADDR   (*(unsigned char code *)0x1fee) //35MHz
#define T36M_ROMADDR   (*(unsigned char code *)0x1fed) //36.864MHz
#define VRT20M_ROMADDR (*(unsigned char code *)0x1fea) //VRTRIM_20M
#define VRT35M_ROMADDR (*(unsigned char code *)0x1fe9) //VRTRIM_35M

```

```

sfr     P_SW2      = 0xba;
sfr     IRCBAND    = 0x9d;
sfr     IRTRIM     = 0x9f;
sfr     VRTRIM     = 0xa6;

```

```

sfr     P1M1       = 0x91;
sfr     P1M0       = 0x92;
sfr     P0M1       = 0x93;
sfr     P0M0       = 0x94;
sfr     P2M1       = 0x95;
sfr     P2M0       = 0x96;
sfr     P3M1       = 0xb1;
sfr     P3M0       = 0xb2;
sfr     P4M1       = 0xb3;
sfr     P4M0       = 0xb4;
sfr     P5M1       = 0xc9;
sfr     P5M0       = 0xca;

```



```
void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;

    //      20MHz //choose
    P_SW2 = 0x80;
    CLKDIV = 0x04;
    IRTRIM = T20M_ROMADDR;
    VRTRIM = VRT20M_ROMADDR;
    IRCBAND = 0x00;
    CLKDIV = 0x00;

    //      22.1184MHz //choose
    P_SW2 = 0x80;
    CLKDIV = 0x04;
    IRTRIM = T22M_ROMADDR;
    VRTRIM = VRT20M_ROMADDR;
    IRCBAND = 0x00;
    CLKDIV = 0x00;

    //choose 24MHz
    P_SW2 = 0x80;
    CLKDIV = 0x04;
    IRTRIM = T24M_ROMADDR;
    VRTRIM = VRT20M_ROMADDR;
    IRCBAND = 0x00;
    CLKDIV = 0x00;

    //      27MHz //choose
    P_SW2 = 0x80;
    CLKDIV = 0x04;
    IRTRIM = T27M_ROMADDR;
    VRTRIM = VRT35M_ROMADDR;
    IRCBAND = 0x01;
    CLKDIV = 0x00;

    //      30MHz //choose
    P_SW2 = 0x80;
    CLKDIV = 0x04;
    IRTRIM = T30M_ROMADDR;
    VRTRIM = VRT35M_ROMADDR;
    IRCBAND = 0x01;
    CLKDIV = 0x00;

    //      33.1776MHz //choose
    P_SW2 = 0x80;
    CLKDIV = 0x04;
    IRTRIM = T33M_ROMADDR;
```

```

//      VRTRIM = VRT35M_ROMADDR;
//      IRCBAND = 0x01;
//      CLKDIV = 0x00;

//      35MHz, choose
//      P_SW2 = 0x80;
//      CLKDIV = 0x04;

//      IRTRIM = T35M_ROMADDR;
//      VRTRIM = VRT35M_ROMADDR;
//      IRCBAND = 0x01;
//      CLKDIV = 0x00;

      while (1);
}

```

Assembly code

The test operating frequency is

The following table is

STC12H1K08-20Pin

List of parameters

ID_ROMADDR	EQU	01FF9H	
VREF_ROMADDR	EQU	01FF7H	
F32K_ROMADDR	EQU	01FF5H	
T22M_ROMADDR	EQU	01FF4H	//22.1184MHz
T24M_ROMADDR	EQU	01FF3H	//24MHz
T20M_ROMADDR	EQU	01FF2H	//20MHz
T27M_ROMADDR	EQU	01FF1H	//27MHz
T30M_ROMADDR	EQU	01FF0H	//30MHz
T33M_ROMADDR	EQU	01FEFH	//33.1776MHz
T35M_ROMADDR	EQU	01FEEH	//35MHz
T36M_ROMADDR	EQU	01FEDH	//36.864MHz
VRT20M_ROMADDR	EQU	01FEAH	//VRTRIM_20M
VRT35M_ROMADDR	EQU	01FE9H	//VRTRIM_35M
P_SW2	DATA	0BAH	
CLKSEL	EQU	0FE00H	
CLKDIV	EQU	0FE01H	
IRCBAND	DATA	09DH	
IRCTRIM	DATA	09FH	
VRTRIM	DATA	0A6H	
P1M1	DATA	091H	
P1M0	DATA	092H	
P0M1	DATA	093H	
P0M0	DATA	094H	
P2M1	DATA	095H	
P2M0	DATA	096H	
P3M1	DATA	0B1H	
P3M0	DATA	0B2H	
P4M1	DATA	0B3H	
P4M0	DATA	0B4H	
P5M1	DATA	0C9H	
P5M0	DATA	0CAH	
	ORG	0000H	
	LJMP	MAIN	
	ORG	0100H	

MAIN:

```

MOV          SP, #5FH
MOV          P0M0, #00H
MOV          P0M1, #00H
MOV          P1M0, #00H
MOV          P1M1, #00H
MOV          P2M0, #00H
MOV          P2M1, #00H
MOV          P3M0, #00H
MOV          P3M1, #00H
MOV          P4M0, #00H
MOV          P4M1, #00H
MOV          P5M0, #00H
MOV          P5M1, #00H

;
; ,choose 20MHz;
;
MOV          P_SW2, #80H
;
MOV          A, #4
;
MOV          DPTR, #CLKDIV
;
MOV          DPTR, #T20M_ROMADDR
;
CLR          A
;
MOVC         A, @A+DPTR
;
MOV          IRTRIM, A
;
MOV          DPTR, #VRT20M_ROMADDR
;
CLR          A
;
MOVC         A, @A+DPTR
;
MOV          VRTRIM, A
;
MOV          IRCBAND, #00H
;
MOV          A, #0
;
MOV          DPTR, #CLKDIV
;
MOV          P_SW2, #00H

;
; ,choose 22.1184MHz;
;
MOV          P_SW2, #80H
;
MOV          A, #4
;
MOV          DPTR, #CLKDIV
;
MOV          DPTR, #T22M_ROMADDR
;
CLR          A
;
MOVC         A, @A+DPTR
;
MOV          IRTRIM, A
;
MOV          DPTR, #VRT20M_ROMADDR
;
CLR          A
;
MOVC         A, @A+DPTR
;
MOV          VRTRIM, A
;
MOV          IRCBAND, #00H
;
MOV          A, #0
;
MOV          DPTR, #CLKDIV
;
MOV          P_SW2, #00H

;
; ,choose 24MHz;
;
MOV          P_SW2, #80H
;
MOV          A, #4
;
MOV          DPTR, #CLKDIV
;
MOV          DPTR, #T24M_ROMADDR
;
CLR          A
;
MOVC         A, @A+DPTR
;
MOV          IRTRIM, A
;
MOV          DPTR, #VRT20M_ROMADDR
;
CLR          A

```

```

MOV      A,@A+DPTR
MOV      VRTRIM,A
MOV      IRCBAND,#00H
MOV      A,#0
MOV      DPTR,#CLKDIV
MOV      P_SW2,#00H

;
;choose 27MHz
;
MOV      P_SW2,#80H
;
MOV      A,#4
;
MOV      DPTR,#CLKDIV
;
MOV      DPTR,#T27M_ROMADDR
;
CLR      A
;
MOVC     A,@A+DPTR
;
MOV      IRTRIM,A
;
MOV      DPTR,#VRT35M_ROMADDR
;
CLR      A
;
MOVC     A,@A+DPTR
;
MOV      VRTRIM,A
;
MOV      IRCBAND,#01H
;
MOV      A,#0
;
MOV      DPTR,#CLKDIV
;
MOV      P_SW2,#00H

;
;choose 30MHz
;
MOV      P_SW2,#80H
;
MOV      A,#4
;
MOV      DPTR,#CLKDIV
;
MOV      DPTR,#T30M_ROMADDR
;
CLR      A
;
MOVC     A,@A+DPTR
;
MOV      IRTRIM,A
;
MOV      DPTR,#VRT35M_ROMADDR
;
CLR      A
;
MOVC     A,@A+DPTR
;
MOV      VRTRIM,A
;
MOV      IRCBAND,#01H
;
MOV      A,#0
;
MOV      DPTR,#CLKDIV
;
MOV      P_SW2,#00H

;
;choose 33.1776MHz
;
MOV      P_SW2,#80H
;
MOV      A,#4
;
MOV      DPTR,#CLKDIV
;
MOV      DPTR,#T33M_ROMADDR
;
CLR      A
;
MOVC     A,@A+DPTR
;
MOV      IRTRIM,A
;
MOV      DPTR,#VRT35M_ROMADDR
;
CLR      A
;
MOVC     A,@A+DPTR
;
MOV      VRTRIM,A
;
MOV      IRCBAND,#01H
;
MOV      A,#0
;
MOV      DPTR,#CLKDIV
;
MOV      P_SW2,#00H

;
;choose 35MHz
;

```

```

;          MOV          P_SW2,#80H
;          MOV          A,#4
;          MOV          DPTR,#CLKDIV
;          MOV          DPTR,#T35M_ROMADDR
;          CLR          A
;          MOVC         A,@A+DPTR
;          MOV          IRTRIM,A
;          MOV          DPTR,#VRT35M_ROMADDR
;          CLR          A
;          MOVC         A,@A+DPTR
;          MOV          VRTRIM,A
;          MOV          IRCBAND,#01H
;          MOV          A,#0
;          MOV          DPTR,#CLKDIV
;          MOV          P_SW2,#00H

;          ,choose 36.864MHz
;          MOV          P_SW2,#80H
;          MOV          A,#4
;          MOV          DPTR,#CLKDIV
;          MOV          DPTR,#T36M_ROMADDR
;          CLR          A
;          MOVC         A,@A+DPTR
;          MOV          IRTRIM,A
;          MOV          DPTR,#VRT35M_ROMADDR
;          CLR          A
;          MOVC         A,@A+DPTR
;          MOV          VRTRIM,A
;          MOV          IRCBAND,#01H
;          MOV          A,#0
;          MOV          DPTR,#CLKDIV
;          MOV          P_SW2,#00H

          JMP          S

          END

```

7.3.8 ~~User-defined interior IRC (Frequency from RAM) Reading~~

c Language code

The test operating frequency is
 // 11.0592MHz

```

#include "reg51.h"
#include "intrins.h"

#define          CLKDIV          (*(unsigned char volatile xdata *)0xfe01)

sfr P_SW2
sfr IRTRIM          =          0xba;
sfr P1M1            =          0x9f;
sfr P1M0            =          0x91;
sfr P0M1            =          0x92;
sfr P0M0            =          0x93;
sfr P2M1            =          0x94;
sfr P2M0            =          0x95;

```



```

sfr      P2M0      = 0x96;
sfr      P3M1      = 0xb1;
sfr      P3M0      = 0xb2;
sfr      P4M1      = 0xb3;
sfr      P4M0      = 0xb4;
sfr      P5M1      = 0xc9;
sfr      P5M0      = 0xca;

```

```

char     *IRC22M;
char     *IRC24M;

```

```
void main()
{

```

```

    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;

```

```
    IRC22M = (char idata *)0xfa;
```

```
    IRC24M = (char idata *)0xfb;
```

```
//
    IRTRIM = *IRC22M;
```

```
    IRTRIM = *IRC24M;
```

```
    P_SW2 = 0x80;
```

```
    CLKDIV = 0;
```

```
    P_SW2 = 0x00;
```

```
    while (1);

```

```
}

```

//load 22.1184MHz of parameters
 //load 24MHz IRC IRC
 The parameters of

//The master clock does not prescribe the frequency

Assembly code

The test operating frequency is 11.0592MHz

```

P_SW2      DATA      0BAH
CLKDIV      EQU       0FE01H

IRTRIM      DATA      09FH

IRC22M      DATA      0FAH
IRC24M      DATA      0FBH

P1M1        DATA      091H
P1M0        DATA      092H
P0M1        DATA      093H
P0M0        DATA      094H
P2M1        DATA      095H
P2M0        DATA      096H
P3M1        DATA      0B1H
P3M0        DATA      0B2H
P4M1        DATA      0B3H

```

P4M0 DATA 0B4H
 P5M1 DATA 0C9H
 P5M0 DATA 0CAH

ORG 0000H
 LJMP MAIN

ORG 0100H

MAIN:

MOV SP, #5FH
 MOV P0M0, #00H
 MOV P0M1, #00H
 MOV P1M0, #00H
 MOV P1M1, #00H
 MOV P2M0, #00H
 MOV P2M1, #00H
 MOV P3M0, #00H
 MOV P3M1, #00H
 MOV P4M0, #00H
 MOV P4M1, #00H
 MOV P5M0, #00H
 MOV P5M1, #00H

; MOV R0, #IRC22M ;load 22.1184MHz of IRC parameters
 ; MOV IRTRIM, @R0
 MOV R0, #IRC24M ;load 24MHz of IRC parameters
 MOV IRTRIM, @R0

MOV P_SW2, #80H
 MOV A, #0
 MOV DPTR, #CLKDIV
 MOVX @DPTR, A
 MOV P_SW2, #00H

JMP S

END

The master clock does not prescribe the frequency

Special function register

8.1 STC12H1K08series

	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F
F8H		CH	CCAP0H	CCAP1H	CCAP2H			RSTCFG
FOH	B		PCA_PWM0	PCA_PWM1	PCA_PWM2	IAP_TPS		
E8H		CL	CCAP0L	CCAP1L	CCAP2L			AUXINTIF
EOH	ACC			DPS	DPL1	DPH1	CMPCR1	CMPCR2
D8H	CCON	CMOD	CCAPM0	CCAPM1	CCAPM2		ADCCFG	
DOH	PSW	T4T3M	T4H	T4L	T3H	T3L	T2H	T2L
C8H	P5	P5M1	P5M0			SPSTAT	SPCTL	SPDAT
COH		WDT_CONTR	IAP_DATA	IAP_ADDRH	IAP_ADDRL	IAP_CMD	IAP_TRIG	IAP_CONTR
B8H	IP	SADEN	P_SW2		ADC_CONTR	ADC_RES	ADC_RESL	
BOH	P3	P3M1	P3M0			IP2	IP2H	IPH
A8H	IE	SADDR	WKTCL	WKTCH			TA	IE2
A0H	P2		P_SW1					
98H	SCON	SBUF	S2CON	S2BUF		IRCBAND	LIRTRIM	IRTRIM
90H	P1	P1M1	P1M0	P0M1	P0M0	P2M1	P2M0	
88H	TCON	TMOD	TL0	TL1	TH0	TH1	AUXR	INTCLKO
80H	P0	SP	DPL	DPH				PCON

↑
Bit addressable

Non-bit addressable

Note: The register address can be only those that are divisible can be bit addressable, and those that cannot be divisible cannot be bit addressable.

	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F
FEF8H	PWMB_CCR6L	PWMB_CCR7H	PWMB_CCR7L	PWMB_CCR8H	PWMB_CCR8L	PWMB_BKR	PWMB_DTR	PWMB_OISR
FEF0H	PWMB_PSCRH	PWMB_PSCRL	PWMB_ARRH	PWMB_ARRL	PWMB_RCR	PWMB_CCR5H	PWMB_CCR5L	PWMB_CCR6H
FEF8H	PWMB_CCMR1	PWMB_CCMR2	PWMB_CCMR3	PWMB_CCMR4	PWMB_CCR1	PWMB_CCR2	PWMB_CNTRH	PWMB_CNTRL
FEF0H	PWMB_CR1	PWMB_CR2	PWMB_SMCRL	PWMB_ETR	PWMB_JER	PWMB_SR1	PWMB_SR2	PWMB_EGR
FED8H	PWMA_CCR2L	PWMA_CCR3H	PWMA_CCR3L	PWMA_CCR4H	PWMA_CCR4L	PWMA_BKR	PWMA_DTR	PWMA_OISR
FED0H	PWMA_PSCRH	PWMA_PSCRL	PWMA_ARRH	PWMA_ARRL	PWMA_RCR	PWMA_CCR1H	PWMA_CCR1L	PWMA_CCR2H
FEC8H	PWMA_CCMR1	PWMA_CCMR2	PWMA_CCMR3	PWMA_CCMR4	PWMA_CCR1	PWMA_CCR2	PWMA_CNTRH	PWMA_CNTRL
FEC0H	PWMA_CR1	PWMA_CR2	PWMA_SMCRL	PWMA_ETR	PWMA_JER	PWMA_SR1	PWMA_SR2	PWMA_EGR
FEB0H	PWMA_ETRPS	PWMA_ENO	PWMA_PS	PWMA_JOAUX	PWMB_ETRPS	PWMB_ENO	PWMB_PS	PWMB_JOAUX
FEA8H	ADCTIM							
FEA0H			TM2PS	TM3PS	TM4PS			
FE88H	I2CMSAUX							
FE80H	I2CCFG	I2CMSCLR	I2CMSST	I2CSLCR	I2CSLST	I2CSLADR	I2CTXD	I2CRxD
FE30H		P1IE	P2IE					
FE28H	P0DR	P1DR	P2DR	P3DR		P5DR		
FE20H	P0SR	P1SR	P2SR	P3SR		P5SR		
FE18H	P0NCS	P1NCS	P2NCS	P3NCS		P5NCS		
FE10H	P0PU	P1PU	P2PU	P3PU		P5PU		

FE00H	CLKSEL	CLKDIV	HIRCCR	XOSCCR	IRC32KCR	MCLKOCR	IRCDB	
FD50H					CCAPM3	CCAP3L	CCAP3H	PCA_PWM3
FD30H	P0IM1	P1IM1	P2IM1	P3IM1		P5IM1		
FD20H	P0IM0	P1IM0	P2IM0	P3IM0		P5IM0		
FD10H	P0INTF	P1INTF	P2INTF	P3INTF		P5INTF		
FD00H	P0INTE	P1INTE	P2INTE	P3INTE		P5INTE		
FCF0H	MD3	MD2	MD1	MD0	MD5	MD4	ARCON	OPCON

STC MCU

List of special function registers 8.2

Note: The register address can be 3. Only divisible ones can be bit-addressable. Bits in parentheses are not bit addressable.

STC12H Bit-addressable register : P0 (80H)、 TCON (88H)、 P1 (90H)、 SCON (98H)、 A0H)、
IE (A8H)、 (B0H)、 (B8H)、 (IP P5 C8H)、 PSW (D8H)、 D0H)、 ACCCON P2 (E0H)、 (B F0H)

symbol	description	address	Bit address and symbol								Reset value	
			B7	B6	B5	B4	B3	B2	B1	B0		
P0	P0 Port	80H	P07	P06	P05	P04	P03	P02	P01	P00	1111,1111	
SP	Stack pointer , data	81H									0000,0111	
DPL	pointer (low byte) , data	82H									0000,0000	
DPH	pointer (high byte)	83H									0000,0000	
PCON	power control register	87H	SMOD	SMOD0	LVDF	POF	GF1	GF0	PD	IDL	0011,0000	
TCON	Timer control register	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	0000,0000	
TMOD	Timer mode register	89H	GATE	C/T	M1	M0	GATE	C/T	M1	M0	0000,0000	
TL0	timer low 08 Bit register	8AH									0000,0000	
TL1	Timer low 16 Bit register	8BH									0000,0000	
TH0	Timer high 08 Bit register	8CH									0000,0000	
TH1	Timer high 16 Bit register	8DH									0000,0000	
AUXR	Auxiliary register	8EH	T0x12	T1x12	UART_M0x6	T2R	T2_C/T	T2x12	EXTRAM	SIST2	0000,0001	
INTCLKO	Interrupt and clock output control register	8FH	-	EX4	EX3	EX2	-	T2CLKO	T1CLKO	TOCLKO	x000,x000	
P1	P1 Port	90H	P17	P16	P15	P14	P13	P12	P11	P10	1111,1111	
P1M1	P1 Port configuration register	91H	P17M1	P16M1	P15M1	P14M1	P13M1	P12M1	P11M1	P10M1	1111,1111	
P1M0	P1 Port configuration register	92H	P17M0	P16M0	P15M0	P14M0	P13M0	P12M0	P11M0	P10M0	0000,0000	
P0M1	P0 Port configuration register	93H	P07M1	P06M1	P05M1	P04M1	P03M1	P02M1	P01M1	P00M1	1111,1111	
P0M0	P0 Port configuration register	94H	P07M0	P06M0	P05M0	P04M0	P03M0	P02M0	P01M0	P00M0	0000,0000	
P2M1	P2 Port configuration register	95H	P27M1	P26M1	P25M1	P24M1	P23M1	P22M1	P21M1	P20M1	1111,1111	
P2M0	P2 Port configuration register	96H	P27M0	P26M0	P25M0	P24M0	P23M0	P22M0	P21M0	P20M0	0000,0000	
SCON	serial port Control register	98H	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI	0000,0000	
SBUF	serial port Data register	99H									0000,0000	
S2CON	serial port Control register	9AH	S2SM0	-	S2SM2	S2REN	S2TB8	S2RB8	S2TI	S2RI	0100,0000	
S2BUF	Serial port data register	9BH									0000,0000	
IRCBAND	IRC Frequency band selection detection	9DH	-	-	-	-	-	-	-	SEL	xxxx,xxxx	
LIRTRIM	IRC Frequency trimmer register	9EH	-	-	-	-	-	-	LIRTRIM[1:0]		0000,00nn	
IRTRIM	IRC Frequency adjustment register	9FH	IRTRIM[7:0]								nnnn,nnnn	
P2	P2 Port	A0H	P27	P26	P25	P24	P23	P22	P21	P20	1111,1111	
P_SW1	Peripheral port switch register	A2H	S1_S[1:0]				SPI_S[1:0]				0	mn0,000x
IE	Interrupt allow register	A8H	EA	ELVD	EADC	ES	ET1	EX1	ET0	EX0	0000,0000	
SADDR	Serial slave address register	A9H									0000,0000	
WKTCL	Power-down wake-up timer low byte	AAH									1111,1111	
WKTCH	Power-down wake-up timer high byte	ABH	WKTEN								0111,1111	
TA	Timing control register	AEH									0000,0000	
IE2	Interrupt allow register ²	AFH	-	ET4	ET3	-	-	ET2	ESPI	ES2	x000,0000	
P3	P3 Port	B0H	P37	P36	P35	P34	P33	P32	P31	P30	1111,1111	
P3M1	P3 Port configuration register	B1H	P37M1	P36M1	P35M1	P34M1	P33M1	P32M1	P31M1	P30M1	1111,1100	

P3M0	Port configuration register ₀	B2H	P37M0	P36M0	P35M0	P34M0	P33M0	P32M0	P31M0	P30M0	0000,0000	
IP2	Interrupt priority control register ₂	B5H	-	PI2C	PCMP	PX4	PPWMB	PPWMA	PSPI	PS2	0000,0000	
IP2H	High interrupt priority control register	B6H	-	PI2CH	PCMPH	PX4H	PPWMBH	PPWMAH	PSPIH	PS2H	0000,0000	
IPH	High interrupt priority control register	B7H	-	PLVDH	PADCH	PSH	PT1H	PX1H	PT0H	PX0H	x000,0000	
IP	Interrupt priority control register	B8H	-	PLVD	PADC	PS	PT1	PX1	PT0	PX0	x000,0000	
SADEN	Serial Slave address mask register	B9H										0000,0000
P_SW2	port peripheral port switch register ₂	BAH	EAXFR	-	I2C_S1[0]	-	-	-	-	S2_S	0x00,0000	
ADC_CONTR	Control register	BCH	ADC_POWER	ADC_START	ADC_FLAG	ADC_EPWMT	ADC_CHS[3:0]				000x,0000	
ADC_RES	The conversion result is sent in high position	Memory										0000,0000
ADC_RESL	Conversion result low register	BEH										0000,0000
WDT_CONTR	Watchdog control register	C1H	WDT_FLAG	-	EN_WDT	CLR_WDT	IDL_WDT	WDT_PS[2:0]			0x00,0000	
IAP_DATA	Data register	C2H										1111,1111
IAP_ADDRH IAP	High address register	C3H										0000,0000
IAP_ADDRL	Low address register	C4H										0000,0000
IAP_CMD	Command register	C5H	-	-	-	-	-	-	-	CMD[1:0]	xxxx,xx00	
IAP_TRIG	Trigger register	C6H										0000,0000
IAP_CONTR IAP	Control register	C7H	IAPEN	SWBS	SWRST	CMD_FAIL	-	-	-	-	0000,xxxx	
P5	Port	C8H	P57	P56	P55	P54	P53	P52	P51	P50	xx11,1111	
P5M1	Port configuration register	C9H	P57M1	P56M1	P55M1	P54M1	P53M1	P52M1	P51M1	P50M1	xx11,1111	
P5M0	Port configuration register	CAH	P57M0	P56M0	P55M0	P54M0	P53M0	P52M0	P51M0	P50M0	xx00,0000	
SPSTAT	Status register	CDH	SPIF	WCOL	-	-	-	-	-	-	00xx,xxxx	
SPCTL	Control register	CEH	SSIG	SPEN	DORD	MSTR	CPOL	CPHA	SPR[1:0]		0000,0100	
SPDAT	Data register	CEH										0000,0000
PSW	Program status word	D0H	CY	AC	F0	RS1	RS0	OV	F1	P	0000,0000	
T4T3M	register Timer control register _{4/3}	D1H	T4R	T4_CT	T4x12	T4CLKO	T3R	T3_CT	T3x12	T3CLKO	0000,0000	
T4H	Timer high byte ₄	D2H										0000,0000
T4L	timer low byte ₄	D3H										0000,0000
T3H	Timer high byte ₃	D4H										0000,0000
T3L	timer low byte ₃	D5H										0000,0000
T2H	Timer low byte ₂	D6H										0000,0000
T2L		D7H										0000,0000
CCON	Control register	D8H	CF	CR	-	-	CCF3	CCF2	CCF1	CCF0	00xx,0000	
CMOD	Mode register	D9H	CIDL	-	-	-	CPS[2:0]			ECF	0xxx,0000	
CCAPM0	Module mode control register	DAH	-	ECOM0	CCAPP0	CCAPN0	MAT0	TOG0	PWM0	ECCF0	x000,0000	
CCAPM1	Module mode control register	DBH	-	ECOM1	CCAPP1	CCAPN1	MAT1	TOG1	PWM1	ECCF1	x000,0000	
CCAPM2	Module mode control register	DCH	-	ECOM2	CCAPP2	CCAPN2	MAT2	TOG2	PWM2	ECCF2	x000,0000	
ADCCFG	Configuration register	DEH	-	-	RESFMT	-	SPEED[3:0]				xx0x,0000	
ACC	Accumulator	E0H										0000,0000
DPS	Pointer selector _{DPTR}	E3H	ID1	ID0	TSL	AU1	AU0	-	-	SEL	0000,0xx0	
DPL1	The second set of data pointers (low	E4H										0000,0000
DPH1	byte) The second set of data pointers	E5H										0000,0000
CMPCR1	(high byte) Comparator control	E6H	CMPEN	CMPIF	PIE	NIE	PIS	NIS	CMPOE	CMPRES	0000,0000	
CMPCR2	register ₂ Comparator control register	E7H	INVC	MPO	DISFLT	LCDTY[15:0]					0000,0000	
CL	Counter low byte	E9H										0000,0000

CCAP0L	PCA ₀ Module low byte	EAH										0000,0000
CCAP1L	PCA ₁ Module low byte	EBH										0000,0000
CCAP2L	PCA ₂ Module low byte	ECH										0000,0000
AUXINTIF	Extended external interrupt flag register	EFH	-	INT4IF	INT3IF	INT2IF	-	T4IF	T3IF	T2IF		xx00,xx00
B	register	FBH										0000,0000
PCA_PWM0	PCA ₀ of PWM Mode register	F2H	EBS0[1:0]		XCCAP0H[1:0]		XCCAP0L[1:0]	EPC0H	EPC0L			0000,0000
PCA_PWM1	PCA ₁ of PWM Mode register	F3H	EBS1[1:0]		XCCAP1H[1:0]		XCCAP1L[1:0]	EPC1H	EPC1L			0000,0000
PCA_PWM2	PCA ₂ of PWM Mode register	F4H	EBS2[1:0]		XCCAP2H[1:0]		XCCAP2L[1:0]	EPC2H	EPC2L			0000,0000
IAP_TPS	IAP Waiting time control register	FSH	-	-			IAPTPS[5:0]					xx00,0000
CH	PCA Counter high byte	F9H										0000,0000
CCAP0H	PCA ₀ module High byte	FAH										0000,0000
CCAP1H	PCA ₁ module High byte	FBH										0000,0000
CCAP2H	PCA Module high byte	FCH										0000,0000
RSTCFG	Reset configuration register	FFH	-	ENLVR	-	P54RST	-	-	-	LVD[S1:0]		0000,0000

The following special function registers are the highest address area, before visiting, you need to set the bits of the extender (EAXFR) Set, and then use MOVX A,@DPTR and MOVX @DPTR,A instructions for access

symbol	description	address	Bit address and symbol								Reset value
			B7	B6	B5	B4	B3	B2	B1	B0	
CLKSEL	Clock selection register	FE00H	-	-	-	-	-	-	MCKSEL[1:0]		xxxx,xx00
CLKDIV	Clock divider register	FE01H									mmmm,mmmm
HIRCCR	Internal high-speed oscillator control register	FE02H	ENHIRC	-	-	-	-	-	-	HIRCST	1xxx,xxx0
XOSCCR	External crystal oscillator control register	FE03H	ENXOSC	XITYPE	-	-	-	-	-	XOSCST	00xx,xxx0
IRC32KCR	inside 32K Oscillator control register	FE04H ENIRC32K	-	-	-	-	-	-	-	IRC32KST	0xxx,xxx0
MCLKOCR	Master clock output control register	FE05H	MCLKO_S						MCLKODIV[6:0]		0000,0000
IRCDDB	Internal high-speed oscillator debounce control	FE06H							IRCDDB_PAR[7:0]		1000,0000
P0PU	P0 Port pull-up resistor control register	FE10H	P07PU	P06PU	P05PU	P04PU	P03PU	P02PU	P01PU	P00PU	0000,0000
P1PU	P1 Port pull-up resistor control register	FE11H	P17PU	P16PU	P15PU	P14PU	P13PU	P12PU	P11PU	P10PU	0000,0000
P2PU	P2 Port pull-up resistor control register	FE12H	P27PU	P26PU	P25PU	P24PU	P23PU	P22PU	P21PU	P20PU	0000,0000
P3PU	P3 Port pull-up resistor control register	FE13H	P37PU	P36PU	P35PU	P34PU	P33PU	P32PU	P31PU	P30PU	0000,0000
P5PU	P5 Port pull-up resistor control register	FE15H	P57PU	P56PU	P55PU	P54PU	P53PU	P52PU	P51PU	P50PU	xxx0,0000
P0NCS	P0 Port Schmidt trigger control register	FE18H	P07NCS	P06NCS	P05NCS P04NCS	P03NCS P02NCS			P01NCS	P00NCS	0000,0000
P1NCS	P1 Port Schmidt trigger control register	FE19H	P17NCS	P16NCS	P15NCS P14NCS	P13NCS P12NCS			P11NCS	P10NCS	0000,0000
P2NCS	P2 Port Schmidt trigger control register	FE1AH	P27NCS	P26NCS P25NCS	P24NCS P23NCS	P22NCS			P21NCS	P20NCS	0000,0000
P3NCS	P3 Port Schmidt trigger control register	FE1BH	P37NCS	P36NCS	P35NCS P34NCS	P33NCS P32NCS			P31NCS	P30NCS	0000,0000
P5NCS	P5 Port Schmidt trigger control register	FE1DH	P57NCS	P56NCS	P55NCS P54NCS	P53NCS P52NCS			P51NCS	P50NCS	xxx0,0000
P0SR	P0 Port level conversion rate register	FE20H	P07SR	P06SR	P05SR	P04SR	P03SR	P02SR	P01SR	P00SR	1111,1111
P1SR	P1 Port level conversion rate register	FE21H	P17SR	P16SR	P15SR	P14SR	P13SR	P12SR	P11SR	P10SR	1111,1111
P2SR	P2 Port level conversion rate register	FE22H	P27SR	P26SR	P25SR	P24SR	P23SR	P22SR	P21SR	P20SR	1111,1111
P3SR	P3 Port level conversion rate register	FE23H	P37SR	P36SR	P35SR	P34SR	P33SR	P32SR	P31SR	P30SR	1111,1111
P5SR	P5 Port level conversion rate register	FE25H	P57SR	P56SR	P55SR	P54SR	P53SR	P52SR	P51SR	P50SR	xxx1,1111
P0DR	P0 Port drive current control register	FE28H	P07DR	P06DR	P05DR	P04DR	P03DR	P02DR	P01DR	P00DR	1111,1111
P1DR	P1 Port drive current control register	FE29H	P17DR	P16DR	P15DR	P14DR	P13DR	P12DR	P11DR	P10DR	1111,1111
P2DR	P2 Port drive current control register	FE2AH	P27DR	P26DR	P25DR	P24DR	P23DR	P22DR	P21DR	P20DR	1111,1111
P3DR	P3 Port drive current control register	FE2BH	P37DR	P36DR	P35DR	P34DR	P33DR	P32DR	P31DR	P30DR	1111,1111

P5DR	P5	Port drive current control register	FE2DH	P57DR	P56DR	P55DR	P54DR	P53DR	P52DR	P51DR	P50DR	xxx1,1111	
P1IE	P1	Port input enable control register	FE31H	P17IE	P16IE	P15IE	P14IE	P13IE	P12IE	P11IE	P10IE	1111,1111	
P2IE	P2	Port input enable control register	FE32H	-	P26IE	P25IE	P24IE	P23IE	P22IE	P21IE	P20IE	x111,1111	
I2CCFG	F C	Configuration register	FE80H	EN2C	MSSL	MSSPEED[6:1]					0000,0000		
I2CMSCR	F C	Host control register	FE81H	EMSI	-	-	-	MSCMD[3:0]			0xxx,0000		
I2CMSST	F C	Host status register	FE82H	MSBUSY	MSIF	-	-	-	-	MSACKI	MSACKO 00xx,xx00		
I2CSLCR	F C	Slave control register	FE83H	-	ESTAI	ERXI	ETXI	ESTOI	-	-	SLRST	x000,0xx0	
I2CSLST	F C	Slave status register	FE84H	SLBUSY	STAIF	RXIF	TXIF	STOIF	TXING	SLACKI	SLACKO	0000,0000	
I2CSLADR	F C	Slave address register	FE85H	I2CSLADR[7:1]							MA	0000,0000	
I2CTXD	F C	Data transmission register	FE86H									0000,0000	
I2CRXD	F C	Data receiving register	FE87H									0000,0000	
I2CMSAUX	F C	Host auxiliary control register	FE88H	-	-	-	-	-	-	-	WDTA	xxxx,xxx0	
TM2PS		Timer clock prescaler register	FEA2H									0000,0000	
TM3PS		Timer clock prescaler register	FEA3H									0000,0000	
TM4PS		Timer clock prescaler register	FEA4H									0000,0000	
ADCTIM	ADC	Timing control register	FEA8H	CSSETUP	CSHOLD[1:0]			SMPDUTY[4:0]				0010,1010	
PWMA_ETRPS PWMA		Select register	FEB0H					BRKAPS	ETRAPS[1:0]			xxxx,x000	
PWMA_ENO	PWMA	output enable control	FEB1H	ENO4N	ENO4P	ENO3N	ENO3P	ENO2N	ENO2P	ENO1N	ENO1P	0000,0000	
PWMA_PS	PWMA	output pin select register	FEB2H	C4PS[1:0]		C3PS[1:0]		C2PS[1:0]		C1PS[1:0]		0000,0000	
PWMA_IOAUX PWMA		auxiliary register	FEB3H	AUX4N	AUX4P	AUX3N	AUX3P	AUX2N	AUX2P	AUX1N	AUX1P	0000,0000	
		Select register	FEB4H					BRKBPS	ETRBPS[1:0]			xxxx,x000	
PWMB		Output enable control	FEB5H	-	ENO8P	-	ENO7P	-	ENO6P	-	ENO5P	x0x0,x0x0	
PWMB		Output pin selection register	FEB6H	C8PS[1:0]		C7PS[1:0]		C6PS[1:0]		C5PS[1:0]		0000,0000	
PWMB_IOAUX PWMB		Auxiliary register	FEB7H	-	AUX8P	-	AUX7P	-	AUX6P	-	AUX5P	x0x0,x0x0	
PWMA_CR1	PWMA	Control register	FEC0H	ARPE	CMS[1:0]		DIR	OPM	URS	UDIS	CEN	0000,0000	
PWMA_CR2	PWMA	Control register	FEC1H	-	MMS[2:0]			-	COMS	-	CCPC	x000,x0x0	
PWMA_SMC PWMA		Interrupt enable register from the	FEC2H	MSM	TS[2:0]			-	SMS[2:0]			0000,x000	
PWMA_ETR	PWMA	external trigger register of the mode	FEC3H	ETP	ECE	ETPS[1:0]		ETF[3:0]				0000,0000	
PWMA_IER	PWMA	control register	FEC4H	BIE	TIE	COMIE	CC4IE	CC3IE	CC2IE	CC1IE	UIE	0000,0000	
PWMA_SR1	PWMA	Status register	FEC5H	BIF	TIF	COMIF	CC4IF	CC3IF	CC2IF	CC1IF	UIF	0000,0000	
PWMA_SR2	PWMA	Event occurrence register	FEC6H	-	-	-	CC4OF	CC3OF	CC2OF	CC1OF	-	xxx0,000x	
PWMA_EGR	PWMA	Capture mode register	FEC7H	BG	TG	COMG	CC4G	CC3G	CC2G	CC1G	UG	0000,0000	
PWMA_CCMR1	PWMA	Compare mode register	FEC8H	OC1CE	OC1M[2:0]			OC1PE	OC1FE	CC1S[1:0]			0000,0000
	PWMA	Capture mode register		IC1F[3:0]				IC1PSC[1:0]		CC1S[1:0]			0000,0000
PWMA_CCMR2	PWMA	Compare mode register	FEC9H	OC2CE	OC2M[2:0]			OC2PE	OC2FE	CC2S[1:0]			0000,0000
	PWMA	Capture mode register		IC2F[3:0]				IC2PSC[1:0]		CC2S[1:0]			0000,0000
PWMA_CCMR3	PWMA	Compare mode register	FECAH	OC3CE	OC3M[2:0]			OC3PE	OC3FE	CC3S[1:0]			0000,0000
	PWMA	Capture mode register		IC3F[3:0]				IC3PSC[1:0]		CC3S[1:0]			0000,0000
PWMA_CCMR4	PWMA	Compare mode register	FECBH	OC4CE	OC4M[2:0]			OC4PE	OC4FE	CC4S[1:0]			0000,0000
	PWMA	Capture comparison enable register		IC4F[3:0]				IC4PSC[1:0]		CC4S[1:0]			0000,0000
PWMA_CCE1	PWMA		FECCH	CC2NP	CC2NE	CC2P	CC2E	CC1NP	CC1NE	CC1P	CC1E	0000,0000	
PWMA_CCE2 PWMA		Capture comparison enable register	FECDH	CC4NP	CC4NE	CC4P	CC4E	CC3NP	CC3NE	CC3P	CC3E	0000,0000	
PWMA_CNTRH PWMA		Counter high byte	FECFH									0000,0000	
PWMA_CNTRL PWMA		Counter low byte	FECFH									0000,0000	

PWMA_PSCRH	PWMA	Prescaler high byte	FED0H																			0000.0000
PWMA_PSCRH	PWMA	Prescaler low byte	FED1H																			0000.0000
PWMA_ARRH	PWMA	Automatic reloading of register high bytes																				0000.0000
PWMA_ARRL	PWMA	Automatic reloading of register low bytes																				0000.0000
PWMA_RCR	PWMA	Repeat counter register	FED4H																			0000.0000
PWMA_CCR1H	PWMA	Compare the high position of the capture register																				0000.0000
PWMA_CCR1L	PWMA	Compare the low bits of the capture register																				0000.0000
PWMA_CCR2H	PWMA	Compare capture register High position	FED7H																			0000.0000
PWMA_CCR2L	PWMA	Compare capture register Low position	FED8H																			0000.0000
PWMA_CCR3H	PWMA	Compare the high position of the capture register																				0000.0000
PWMA_CCR3L	PWMA	Compare the low bits of the capture register																				0000.0000
PWMA_CCR4H	PWMA	Compare the high position of the capture register																				0000.0000
PWMA_CCR4L	PWMA	Compare the low bits of the capture register																				0000.0000
PWMA_BKR	PWMA	Brake register dead	FEDDH	MOE	AOE	BKP	BKE	OSSR	OSSI	LOCK[1:0]												0000.0000
PWMA_DTR	PWMA	zone control register output	FEDEH	DTG[7:0]																		0000.0000
PWMA_OISR	PWMA	idle status register	FEDFH	OIS4N	OIS4	OIS3N	OIS3	OIS2N	OIS2	OIS1N	OIS1											0000.0000
PWMB_CR1	PWMB	Control register 1	FEE0H	ARPE	CMS[1:0]			DIR	OPM	URS	UDIS	CEN										0000.0000
PWMB_CR2	PWMB	Control register 2	FEE1H	-	MMS[2:0]			-	COMS	-	CCPC											xxxx.0000
PWMB_SMCRCR	PWMB	Slave mode control register	FEE2H	MSM	TS[2:0]			-	SMS[2:0]													0000.0000
PWMB_ETR	PWMB	External trigger register	FEE3H	ETP	ECE	ETPS[1:0]		ETF[3:0]														0000.0000
PWMB_IER	PWMB	Interrupt enable register	FEE4H	BIE	TIE	COMIE	CC8IE	CC7IE	CC6IE	CC5IE	UIE											0000.0000
PWMB_SR1	PWMB	Status register 1	FEE5H	BIF	TIF	COMIF	CC8IF	CC7IF	CC6IF	CC5IF	UIF											0000.0000
PWMB_SR2	PWMB	Status register 2	FEE6H	-	-	-	CC8OF	CC7OF	CC6OF	CC5OF	-											xxxx.0000
PWMB_EGR	PWMB	Event occurrence register	FEE7H	BG	TG	COMG	CC8G	CC7G	CC6G	CC5G	UG											0000.0000
PWMB_CCMR1	PWMB	Capture mode register 1	FEE8H	OC5CE	OC5M[2:0]			OC5PE	OC5FE	CC5S[1:0]												0000.0000
	PWMB	Compare mode register		IC5F[3:0]				IC5PSC[1:0]		CC5S[1:0]												0000.0000
PWMB_CCMR2	PWMB	Capture mode register 2	FEE9H	OC6CE	OC6M[2:0]			OC6PE	OC6FE	CC6S[1:0]												0000.0000
	PWMB	Compare mode register 2		IC6F[3:0]				IC6PSC[1:0]		CC6S[1:0]												0000.0000
PWMB_CCMR3	PWMB	Capture mode register 3	FEEAH	OC7CE	OC7M[2:0]			OC7PE	OC7FE	CC7S[1:0]												0000.0000
	PWMB	Compare mode register 3		IC7F[3:0]				IC7PSC[1:0]		CC7S[1:0]												0000.0000
PWMB_CCMR4	PWMB	Capture mode register 4	FEEBH	OC8CE	OC8M[2:0]			OC8PE	OC8FE	CC8S[1:0]												0000.0000
	PWMB	Compare mode register 4		IC8F[3:0]				IC8PSC[1:0]		CC8S[1:0]												0000.0000
PWMB_CCR1	PWMB	Capture comparison enable register 1	FEECH	-	-	CC6P	CC6E	-	-	CC5P	CC5E											xxxx.0000
PWMB_CCR2	PWMB	Capture comparison enable register 2	FEECH	-	-	CC8P	CC8E	-	-	CC7P	CC7E											xxxx.0000
PWMB_CNTRH	PWMB	Counter high byte	FEEEH																			0000.0000
PWMB_CNTRL	PWMB	Counter low byte	FEEFH																			0000.0000
PWMB_PSCRH	PWMB	Prescaler high byte	FEE0H																			0000.0000
PWMB_PSCRH	PWMB	Prescaler low byte	FEE1H																			0000.0000
PWMB_ARRH	PWMB	Automatic reloading of register high bytes																				0000.0000
PWMB_ARRL	PWMB	Automatic reloading of register low bytes																				0000.0000
PWMB_RCR	PWMB	Repeat counter register	FEE4H																			0000.0000
PWMB_CCRSH	PWMB	Compare capture register high position	FEE5H																			0000.0000
PWMB_CCRSL	PWMB	Compare the low bits of the capture register																				0000.0000
PWMB_CCR6H	PWMB	Compare the high position of the capture register																				0000.0000

PWMB_CCR6L	PWMB	Compare capture register low position	FEF8H									0000.0000
PWMB_CCR7H	PWMB	Compare capture register high position	FEF9H									0000.0000
PWMB_CCR7L	PWMB	Compare the low bits of the capture register	FEF8H									0000.0000
PWMB_CCR8H	PWMB	Compare the high position of the capture register	FEF9H									0000.0000
PWMB_CCR8L	PWMB	Compare the low bits of the capture register	FEF8H									0000.0000
PWMB_BKR	PWMB	Brake register	FEFDH	MOE	AOE	BKP	BKE	OSSR	OSSI	LOCK[1:0]	-	0000.0000
PWMB_DTR	PWMB	Dead zone control register	FEFEH	DTG[7:0]								0000.0000
PWMB_OISR	PWMB	Output idle status register	FEFFH	-	OIS8	-	OIS7	-	OIS6	-	OIS5	x0x0.x0x0
MD3	MDU	Data Register	FCF0H	MD3[7:0]								0000.0000
MD2	MDU	Data Register	FCF1H	MD2[7:0]								0000.0000
MD1	MDU	Data Register	FCF2H	MD1[7:0]								0000.0000
MD0	MDU	Data Register	FCF3H	MD0[7:0]								0000.0000
MD5	MDU	Data Register Data	FCF4H	MD5[7:0]								0000.0000
MD4	MDU	Register Mode Control	FCF5H	MD4[7:0]								0000.0000
ARCON	MDU	Register Operation Control Register	FCF6H	MODE[2:0]				SC[4:0]				0000.0000
OPCON	MDU	Control Register	FCF7H	-	MDOV	-	-	-	-	RST	ENOP	0000.0000
P0INTE	P0	Port interrupt enable register	FD00H	P07INTE	P06INTE P05INTE P04INTE P03INTE P02INTE						P00INTE 0000.0000	
P1INTE	P1	Port interrupt enable register	FD01H	P17INTE	P16INTE P15INTE P14INTE P13INTE P12INTE						P10INTE 0000.0000	
P2INTE	P2	Port interrupt enable register	FD02H	P27INTE	P26INTE P25INTE P24INTE P23INTE P22INTE						P20INTE 0000.0000	
P3INTE	P3	Port interrupt enable register	FD03H	P37INTE	P36INTE P35INTE P34INTE P33INTE P32INTE						P30INTE 0000.0000	
P5INTE	P5	Port interrupt enable register	FD05H	P57INTE	P56INTE P55INTE P54INTE P53INTE P52INTE						P50INTE 0000.0000	
P0INTF	P0	Port interrupt flag register	FD10H	P07INTF	P06INTF P05INTF P04INTF P03INTF P02INTF						P00INTF 0000.0000	
P1INTF	P1	Port interrupt flag register	FD11H	P17INTF	P16INTF P15INTF P14INTF P13INTF P12INTF						P10INTF 0000.0000	
P2INTF	P2	Port interrupt flag register	FD12H	P27INTF	P26INTF P25INTF P24INTF P23INTF P22INTF						P20INTF 0000.0000	
P3INTF	P3	Port interrupt flag register	FD13H	P37INTF	P36INTF P35INTF P34INTF P33INTF P32INTF						P30INTF 0000.0000	
P5INTF	P5	Port interrupt flag register	FD15H	P57INTF	P56INTF P55INTF P54INTF P53INTF P52INTF						P50INTF 0000.0000	
P0IM0	P0	Port interrupt mode register	FD20H	P07IM0	P06IM0 P05IM0 P04IM0 P03IM0 P02IM0 P01IM0						P00IM0 0000.0000	
P1IM0	P1	Port interrupt mode register ⁰	FD21H	P17IM0	P16IM0 P15IM0 P14IM0 P13IM0 P12IM0 P11IM0 P10IM0						0000.0000	
P2IM0	P2	Port interrupt mode register ⁰	FD22H	P27IM0	P26IM0 P25IM0 P24IM0 P23IM0 P22IM0 P21IM0 P20IM0						0000.0000	
P3IM0	P3	Port interrupt mode register ⁰	FD23H	P37IM0	P36IM0 P35IM0 P34IM0 P33IM0 P32IM0 P31IM0 P30IM0						0000.0000	
P5IM0	P5	Port interrupt mode register ⁰	FD25H	P57IM0	P56IM0 P55IM0 P54IM0 P53IM0 P52IM0 P51IM0 P50IM0						0000.0000	
P0IM1	P0	Port interrupt mode register ¹	FD30H	P07IM1	P06IM1 P05IM1 P04IM1 P03IM1 P02IM1 P01IM1 P00IM1						0000.0000	
P1IM1	P1	Port interrupt mode register	FD31H	P17IM1	P16IM1 P15IM1 P14IM1 P13IM1 P12IM1 P11IM1 P10IM1						0000.0000	
P2IM1	P2	Port interrupt mode register ¹	FD32H	P27IM1	P26IM1 P25IM1 P24IM1 P23IM1 P22IM1 P21IM1 P20IM1						0000.0000	
P3IM1	P3	Port interrupt mode register ¹	FD33H	P37IM1	P36IM1 P35IM1 P34IM1 P33IM1 P32IM1 P31IM1 P30IM1						0000.0000	
P5IM1	P5	Port interrupt mode register ¹	FD35H	P57IM1	P56IM1 P55IM1 P54IM1 P53IM1 P52IM1 P51IM1 P50IM1						0000.0000	
CCAPM3	PCA3	Module mode control register	FD54H	-	ECOM3	CCAPP3 CCAPN3	MAT3	TOG3	PWM3	ECCF3	-	x000.0000
CCAP3L	PCA3	Module low byte	FD55H									0000.0000
CCAP3H	PCA3	Module high byte	FD56H									0000.0000
PCA_PWM3	PCA3	Mode register	FD57H	EBS3[1:0]	XCCAP3H[1:0]		XCCAP3L[1:0]		EPC3H	EPC3L	-	0000.0000

Note: The meaning of the initial value of the special function register

0: The initial value is;

1: The initial value is;

n: Initial value and hardware options when downloading are related ;

:
x **This bit does not exist, the initial value is uncertain**



9 I/O mouth

All of the series of microcontroller ports have a variety of working modes: quasi-two-way port, weak pull-up (standard push-pull output, strong pull-up, high resistance input (current can neither flow in nor out), open-drain mode. The formula can be configured using software.

And to keep additional I/O The state of the port after power-on is a high-impedance input state, and the user is use I/O Must be set first when opening the mouth

9.1 I/O Port-related registers

symbol	description	address	Bit address and symbol								Reset value
			B7	B6	B5	B4	B3	B2	B1	B0	
P0	P0 port	80H	P07	P06	P05	P04	P03	P02	P01	P00	1111,1111
P1	P1 port	90H	P17	P16	P15	P14	P13	P12	P11	P10	1111,1111
P2	P2 port	A0H	P27	P26	P25	P24	P23	P22	P21	P20	1111,1111
P3	P3 port	B0H	P37	P36	P35	P34	P33	P32	P31	P30	1111,1111
P5	P5 port	C8H	P57	P56	P55	P54	P53	P52	P51	P50	1111,1111
P0M1	P0 Port configuration register	93H	P07M1	P06M1	P05M1	P04M1	P03M1	P02M1	P01M1	P00M1	1111,1111
P0M0	P0 Port configuration register	94H	P07M0	P06M0	P05M0	P04M0	P03M0	P02M0	P01M0	P00M0	0000,0000
P1M1	P1 Port configuration register	91H	P17M1	P16M1	P15M1	P14M1	P13M1	P12M1	P11M1	P10M1	1111,1111
P1M0	P1 Port configuration register	92H	P17M0	P16M0	P15M0	P14M0	P13M0	P12M0	P11M0	P10M0	0000,0000
P2M1	P2 Port configuration register	95H	P27M1	P26M1	P25M1	P24M1	P23M1	P22M1	P21M1	P20M1	1111,1111
P2M0	P2 Port configuration register	96H	P27M0	P26M0	P25M0	P24M0	P23M0	P22M0	P21M0	P20M0	0000,0000
P3M1	P3 Port configuration register	B1H	P37M1	P36M1	P35M1	P34M1	P33M1	P32M1	P31M1	P30M1	1111,1100
P3M0	P3 Port configuration register	B2H	P37M0	P36M0	P35M0	P34M0	P33M0	P32M0	P31M0	P30M0	0000,0000
P5M1	P5 Port configuration register	C9H	P57M1	P56M1	P55M1	P54M1	P53M1	P52M1	P51M1	P50M1	1111,1111
P5M0	P5 Port configuration register	CAH	P57M0	P56M0	P55M0	P54M0	P53M0	P52M0	P51M0	P50M0	0000,0000

symbol	description	address	Bit address and symbol								Reset value
			B7	B6	B5	B4	B3	B2	B1	B0	
P0PU	P0 Port pull-up resistor control register	FE10H	P07PU	P06PU	P05PU	P04PU	P03PU	P02PU	P01PU	P00PU	0000,0000
P1PU	P1 Port pull-up resistor control register	FE11H	P17PU	P16PU	P15PU	P14PU	P13PU	P12PU	P11PU	P10PU	0000,0000
P2PU	P2 Port pull-up resistor control register	FE12H	P27PU	P26PU	P25PU	P24PU	P23PU	P22PU	P21PU	P20PU	0000,0000
P3PU	P3 Port pull-up resistor control register	FE13H	P37PU	P36PU	P35PU	P34PU	P33PU	P32PU	P31PU	P30PU	0000,0000
P5PU	P5 Port pull-up resistor control register	FE15H	P57PU	P56PU	P55PU	P54PU	P53PU	P52PU	P51PU	P50PU	0000,0000
P0NCS	P0 Port Schmidt trigger control register	FE18H	P07NCS	P06NCS	P05NCS P04NCS	P03NCS P02NCS			P01NCS	P00NCS 0000,0000	
P1NCS	P1 Port Schmidt trigger control register	FE19H	P17NCS	P16NCS	P15NCS P14NCS	P13NCS P12NCS			P11NCS	P10NCS 0000,0000	
P2NCS	P2 Port Schmidt trigger control register	FE1AH	P27NCS	P26NCS	P25NCS P24NCS	P23NCS P22NCS			P21NCS	P20NCS 0000,0000	
P3NCS	P3 Port Schmidt trigger control register	FE1BH	P37NCS	P36NCS	P35NCS P34NCS	P33NCS P32NCS			P31NCS	P30NCS 0000,0000	
P5NCS	P5 Port Schmidt trigger control register	FE1DH	P57NCS	P56NCS	P55NCS P54NCS	P53NCS P52NCS			P51NCS	P50NCS 0000,0000	
P0SR	P0 Port level conversion rate register	FE20H	P07SR	P06SR	P05SR	P04SR	P03SR	P02SR	P01SR	P00SR	1111,1111
P1SR	P1 Port level conversion rate register	FE21H	P17SR	P16SR	P15SR	P14SR	P13SR	P12SR	P11SR	P10SR	1111,1111
P2SR	P2 Port level conversion rate register	FE22H	P27SR	P26SR	P25SR	P24SR	P23SR	P22SR	P21SR	P20SR	1111,1111
P3SR	P3 Port level conversion rate register	FE23H	P37SR	P36SR	P35SR	P34SR	P33SR	P32SR	P31SR	P30SR	1111,1111
P5SR	P5 Port level conversion rate register	FE25H	P57SR	P56SR	P55SR	P54SR	P53SR	P52SR	P51SR	P50SR	1111,1111
P0DR	P0 Port drive current control register	FE28H	P07DR	P06DR	P05DR	P04DR	P03DR	P02DR	P01DR	P00DR	1111,1111
P1DR	P1 Port drive current control register	FE29H	P17DR	P16DR	P15DR	P14DR	P13DR	P12DR	P11DR	P10DR	1111,1111
P2DR	P2 Port drive current control register	FE2AH	P27DR	P26DR	P25DR	P24DR	P23DR	P22DR	P21DR	P20DR	1111,1111
P3DR	P3 Port drive current control register	FE2BH	P37DR	P36DR	P35DR	P34DR	P33DR	P32DR	P31DR	P30DR	1111,1111
P5DR	P5 Port drive current control register	FE2DH	P57DR	P56DR	P55DR	P54DR	P53DR	P52DR	P51DR	P50DR	1111,1111
P1IE	P1 Port input enable control register	FE31H	P17IE	P16IE	P15IE	P14IE	P13IE	P12IE	P11IE	P10IE	1111,1111
P2IE	P2 Port input enable control register	FE32H	-	P26IE	P25IE	P24IE	P23IE	P22IE	P21IE	P20IE	1111,1111

9.1.1 Port data register (P_X)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
P0	80H	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0
P1	90H	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0
P2	A0H	P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0
P3	B0H	P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0
P5	C8H	P5.7	P5.6	P5.5	P5.4	P5.3	P5.2	P5.1	P5.0

Read and write port status

Write: Output low level to the port buffer

Write: Output a high level to the port buffer

1

Read: Directly read the level on the port pin

9.1.2 Port mode configuration register (P_XM0 , P_XM1)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
P0M0	94H	P07M0	P06M0	P05M0	P04M0	P03M0	P02M0	P01M0	P00M0
P0M1	93H	P07M1	P06M1	P05M1	P04M1	P03M1	P02M1	P01M1	P00M1
P1M0	92H	P17M0	P16M0	P15M0	P14M0	P13M0	P12M0	P11M0	P10M0
P1M1	91H	P17M1	P16M1	P15M1	P14M1	P13M1	P12M1	P11M1	P10M1
P2M0	96H	P27M0	P26M0	P25M0	P24M0	P23M0	P22M0	P21M0	P20M0
P2M1	95H	P27M1	P26M1	P25M1	P24M1	P23M1	P22M1	P21M1	P20M1
P3M0	B2H	P37M0	P36M0	P35M0	P34M0	P33M0	P32M0	P31M0	P30M0
P3M1	B1H	P37M1	P36M1	P35M1	P34M1	P33M1	P32M1	P31M1	P30M1
P5M0	CAH	P57M0	P56M0	P55M0	P54M0	P53M0	P52M0	P51M0	P50M0
P5M1	C9H	P57M1	P56M1	P55M1	P54M1	P53M1	P52M1	P51M1	P50M1

Configure the mode of the port

PnM1. x	PnM0. x	Pn. x	Port working mode
0	0		Quasi-bidirectional
0	1		port push-pull output
1	0		, high resistance
1	1		input , open-drain mode

Note: When an I/O port is selected as the ADC input channel, the P_XM0/P_XM1 register must be set to set the I/O port mode to the input mode. In addition, if the MCU still needs to enable the ADC channel after entering the power-down mode/clock stop mode, you need to set the P_XIe register to turn off the digital input to ensure that there will be no additional power consumption.

9.1.3 Port pull-up resistor control register (P_xPU)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
P0PU	FE10H	P07PU	P06PU	P05PU	P04PU	P03PU	P02PU	P01PU	P00PU
P1PU	FE11H	P17PU	P16PU	P15PU	P14PU	P13PU	P12PU	P11PU	P10PU
P2PU	FE12H	P27PU	P26PU	P25PU	P24PU	P23PU	P22PU	P21PU	P20PU
P3PU	FE13H	P37PU	P36PU	P35PU	P34PU	P33PU	P32PU	P31PU	P30PU
P5PU	FE15H	P57PU	P56PU	P55PU	P54PU	P53PU	P52PU	P51PU	P50PU

Inside the port, Pull-up resistor control bit (note : ^{P3.0 and P3.1} _{4.1K} The pull-up resistor on the port may be slightly smaller)

- 0 : Prohibit internal ports Pull-up resistor _{4.1K}
- 1 : Enable the internal ports Pull-up resistor

9.1.4 Port Schmidt trigger control register (P_xNCS)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
P0NCS	FE18H	P07NCS	P06NCS	P05NCS	P04NCS	P03NCS	P02NCS	P01NCS	P00NCS
P1NCS	FE19H	P17NCS	P16NCS	P15NCS	P14NCS	P13NCS	P12NCS	P11NCS	P10NCS
P2NCS	FE1AH	P27NCS	P26NCS	P25NCS	P24NCS	P23NCS	P22NCS	P21NCS	P20NCS
P3NCS	FE1BH	P37NCS	P36NCS	P35NCS	P34NCS	P33NCS	P32NCS	P31NCS	P30NCS
P5NCS	FE1DH	P57NCS	P56NCS	P55NCS	P54NCS	P53NCS	P52NCS	P51NCS	P50NCS

Port Schmidt trigger control bit

- 0 : (Schmitt trigger is enabled by default after power-on reset)
- 1 Enable The Schmidt trigger function of the port.
- forbiden The Schmidt trigger function of the port.

9.1.5 Port level conversion speed control register (P_xSR)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0	Reset
P0SR	FE20H	P07SR	P06SR	P05SR	P04SR	P03SR	P02SR	P01SR	P00SR	value 1111,1111
P1SR	FE21H	P17SR	P16SR	P15SR	P14SR	P13SR	P12SR	P11SR	P10SR	1111,1111
P2SR	FE22H	P27SR	P26SR	P25SR	P24SR	P23SR	P22SR	P21SR	P20SR	1111,1111
P3SR	FE23H	P37SR	P36SR	P35SR	P34SR	P33SR	P32SR	P31SR	P30SR	1111,1111
P5SR	FE25H				P54SR	P53SR	P52SR	P51SR	P50SR	1111,1111

Control the speed of port level conversion

- 0 : The level conversion speed is fast, and the corresponding up and down impulse will be relatively large
- 1 : the level conversion speed is slow, and the corresponding up and down impulse is relatively small.

9.1.6 Port drive current control register (P_xDR)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0	Reset
P0DR	FE28H	P07DR	P06DR	P05DR	P04DR	P03DR	P02DR	P01DR	P00DR	value 1111,1111
P1DR	FE29H	P17DR	P16DR	P15DR	P14DR	P13DR	P12DR	P11DR	P10DR	1111,1111
P2DR	FE2AH	P27DR	P26DR	P25DR	P24DR	P23DR	P22DR	P21DR	P20DR	1111,1111
P3DR	FE2BH	P37DR	P36DR	P35DR	P34DR	P33DR	P32DR	P31DR	P30DR	1111,1111
P5DR	FE2DH	-	-	-	P54DR	P53DR	P52DR	P51DR	P50DR	1111,1111

Control the driving ability of the port

0: Enhance driving ability

1: General driving ability

9.1.7 Port digital signal input enables the control register (P_xIE)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
P1IE	FE31H	P17IE	P16IE	P15IE	P14IE	P13IE	P12IE	P11IE	P10IE
P2IE	FE32H	-	P26IE	P25IE	P24IE	P23IE	P22IE	P21IE	P20IE

Digital signal input enables control

0: Digital signal input is prohibited. **1**: Is used as a comparator input port. When entering an analog port such as an input port or a touch button, it must be set to **0**. Before entering the clock stop mode, it must be set to **1**, otherwise there will be additional power consumption. **0**: Enable digital signal input. **1**: When used as a digital port, it must be set to **1**. The state of the external port cannot be read.

9.2 configuration of mouth

each The configuration needs to be set using two registers. I/O

To P0 Take the port as an example, the configuration port needs to use and P0 P0M0 P0M1 The two registers are configured, as shown in the figure below :

That P0M0 The first bit of the configuration is combined P0.0 Mode of
is, all P0M0 of the first bit of the configuration is combined and P0.1 and P0.1 of mouth
others I/O The configuration is similar to this.

PnM0 with PnM1 The combination method is shown in the following table

PnM1	PnM0	Port working mode I/O
0	0	Port mode, weak pull-up Quasi-two-way port (traditional), the pull current is $270 \sim 150\mu A$ (There is a manufacturing error) Sink current up to $20mA$
0	1	Push-pull output (strong pull-up output, up to $20mA$) To add a current limiting resistor)
1	0	High-resistance input (current can neither flow in nor out) open-drain mode (Open-Drain), the internal pull-up resistor is disconnected
1	1	Open-drain mode can read both the external state and the external output (high level or low level). If you want to read the external state correctly or need to output a high level externally, you need to add a pull-up resistor, otherwise the external state cannot be read, and the external output cannot be high. <div style="color: blue;"> <p>== [Open-drain operating mode], the external output is set to, which is equivalent to [high impedance input]</p> <p>[Open-drain working mode], the internal pull-up resistor</p> <p>== , Simply equivalent to [quasi-two-way port] External plus pull-up resistor]</p> </div>

n note : = 0,1,2,3,4,5,6,7

attention:

although each I/O The mouth is weakly pulled up (quasi-two-way mouth) Strong push-pull output, Caution should be taken (pull-down mode current limit Resistance, such as 300k. Etc.) 4.2mA Can output during strong push-pull output
The working current is recommended not to exceed It is recommended not to exceed However, the outflow current of the entire chip is recommended not to exceed 70mA
Overall inflow, it is recommended that the current flowing in $70mA$ Vcc not to exceed 70mA The pull current (also add a current limiting resistor)

9.3 Structure diagram of I/O

9.3.1 Quasi-two-way port (weak pull-up)

The quasi-bidirectional port (weak pull-up) output type can be used as an output and input function without the need to configure the port state. This is because the drive capability is weak when the port output is, allowing an external device to pull it down. When the pin output is strong driving ability and can absorb considerable current. The quasi-bidirectional port has a pull-up transistor to meet different needs.


Among the pull-up transistors, the first transistor is called a "strong pull-up" and the pin itself is also played from time to time to open. This pull-up provides the basic drive current so that the quasi-bidirectional port output is pulled down to low by an external device, the weak pull-up is turned off and the "extremely weak pull-up" remains on. In order to strongly pull this pin low, the external device must have sufficient sink current to drop the voltage on the pin below the current of the "weak pull-up" transistor. For example, for a single-chip microcomputer, the current of the "weak pull-up" transistor is about 150 μ A. For a chip machine, the current of the "weak pull-up" transistor is about 150 μ A.

A pull-up transistor is called a "very weak pull-up" is latched when opened. When the pin is floating, this very weak pull-up provides a "very weak pull-up" current to pull the pin high. For example, the current of the "very weak pull-up" transistor is about 3.3V.

The first pull-up transistor is called a "strong pull-up" and is used to speed up the quasi-bidirectional port's transition to logical conversion. When this happens, a strong pull-up opens and pulls the pin up to a high level. When this happens, a strong pull-up opens and pulls the pin up to a high level.

The quasi-bidirectional port (weak pull-up) has a Schmidt trigger input and an interference suppression circuit. Quasi-two-way port (weak pull-up) before reading the external state must first be latched as '1'. Only then can the correct external state be read.


The output of the quasi-bidirectional port (weak pull-up) is shown in the figure below :



9.3.2 Push-pull output


The pull-down structure of the strong push-pull output configuration is the same as that of the open-drain mode and the pull-down structure it provides a continuous strong pull-up when the latch is on. Push-pull mode is generally used in situations where greater drive current is required.

The strong push-pull pin configuration is shown in the figure below :



9.3.3 High impedance input

Current can neither flow in nor out. The energy-flowing input port has a Schmidt trigger input and an interference suppression circuit. The high-resistance input pin configuration is shown in the figure below. :



9.3.4 Open-drain mode

[Open-drain operating mode], the external output is set to, which is equivalent to [high impedance input]

1


, Simply equivalent to [quasi-two-way port]

[Open-drain working mode]. Turn on the internal pull-up resistor or the external pull-up resistor. The open-drain mode can read both the external state and the external output (high or low) level, and a pull-up resistor is required.

When the port latch is When, the open-drain mode turns off all pull-up transistor. When the output is high as a logic, this configuration must have an external pull-up, and it is generally connected to the outside through the V_{CC} . The open-drain also read the external status, that is, the port that is configured as an open-drain mode at this time. The also level is the same as the quasi-bidirectional port.


The open-drain port has a Schmidt trigger input and an interference suppression circuit.

The output port configuration is shown in the figure below :



9.3.5 new 4.1K Pull-up resistor

All of the series IO One can be enabled inside the microcontroller. Approximate resistor (due to manufacturing errors, the range of the pull-up resistor may be 3K ~ 5K)



Port pull-up resistor control register

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
P0PU	FE10H	P07PU	P06PU	P05PU	P04PU	P03PU	P02PU	P01PU	P00PU
P1PU	FE11H	P17PU	P16PU	P15PU	P14PU	P13PU	P12PU	P11PU	P10PU
P2PU	FE12H	P27PU	P26PU	P25PU	P24PU	P23PU	P22PU	P21PU	P20PU
P3PU	FE13H	P37PU	P36PU	P35PU	P34PU	P33PU	P32PU	P31PU	P30PU
P5PU	FE15H	P57PU	P56PU	P55PU	P54PU	P53PU	P52PU	P51PU	P50PU

Inside the port, Pull-up resistor control bit (note : P3.0 and P3.1 The pull-up resistor on the port may be slightly smaller)

- 0: Prohibit internal ports Pull-up resistor
- 1: Enable the internal ports Pull-up resistor

9.3.6 How to set the external output speed of the port I/O

When the user needs When the port outputs a faster frequency externally, it can be increased by Port level conversion speed to achieve improvement. The port outputs a speed register externally,

which can be used to control Port level conversion speed, When set to the correct response, it is flipped quickly, set to 1 The time is a slow flip.

Register, can be used to control the size of the port drive current. When it is a strong driving current, the output is the general driving current, set to

9.3.7

How to set the port current drive capability I/O

If you need to change the current drive capability of the port can be set by Register to achieve

the settings Px Register, can be used to control

When it is a strong driving current

The size of the port drive current is set to The output is the general driving current, set to

9.3.8

How to reduce external radiation from the mouth I/O

Due to the setting of the Register, can be used to control

dynamic current size

Port level conversion speed; set Register, can be used to control

When it is necessary when radiating from the outside of the port, it is necessary to reduce Port level conversion speed, at the same time to reduce the The register is set to reduce The driving current is finally achieved to reduce the external radiation of the port I/O

STC MCU

9.4 Sample program

9.4.1 Port mode setting

C Language code

// The test operating frequency is
11.0592MHz

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```
sfr
```

```
sfr P0M0      P0M0      = 0x94;
```

```
sfr P1M0      = 0x93;
```

```
sfr P1M1      = 0x92;
```

```
sfr P2M0      = 0x91;
```

```
sfr P2M1      = 0x96;
```

```
sfr P2M1      = 0x95;
```

```
sfr P3M0      = 0xb2;
```

```
sfr P3M1      = 0xb1;
```

```
sfr P4M0      = 0xb4;
```

```
sfr P4M1      = 0xb3;
```

```
sfr P5M0      = 0xca;
```

```
sfr P5M1      = 0xc9;
```

```
sfr P6M0      = 0xcc;
```

```
sfr P6M1      = 0xcb;
```

```
sfr P6M1      = 0xe2;
```

```
sfr P7M0      = 0xe1;
```

```
sfr P7M1
```

```
void main()
```

```
{
```

```
    P0M0 = 0x00;
```

```
    //Set up P0.0-P0.7
```

Two-way port mode

```
    P0M1 = 0x00;
```

```
    P1M0 = 0xff;
```

```
    //Set up P1.0-P1.7
```

Push-pull output mode

```
    P1M1 = 0x00;
```

```
    P2M0 = 0x00;
```

```
    //Set up P2.0-P2.7
```

High impedance input mode

```
    P2M1 = 0xff;
```

```
    P3M0 = 0xff;
```

```
    //Set up P3.0-P3.7
```

Open-drain mode

```
    P3M1 = 0xff;
```

```
    while (1);
```

```
}
```

Assembly code

// The test operating frequency is
11.0592MHz

```
P0M0      DATA      094H
```

```
P0M1      DATA      093H
```

```
P1M0      DATA      092H
```

```
P1M1      DATA      091H
```

```
P2M0      DATA      096H
```

```
P2M1      DATA      095H
```

```
P3M0      DATA      0B2H
```

```
P3M1      DATA      0B1H
```

```
P4M0      DATA      0B4H
```

```
P4M1      DATA      0B3H
```

```
P5M0      DATA      0CAH
```

```

P5M1      DATA      0C9H
P6M0      DATA      0CCH
P6M1      DATA      0CBH
P7M0      DATA      0E2H
P7M1      DATA      0E1H

```

```

ORG      0000H
LJMP     MAIN

```

```

ORG      0100H

```

MAIN:

```

MOV      SP, #5FH

```

```

MOV      P0M0, #00H

```

; Set up P0.0~P0.7

Two-way port mode

```

MOV      P0M1, #00H

```

```

MOV      P1M0, #0FFH

```

; Set up P1.0~P1.7

Push-pull output mode

```

MOV      P1M1, #00H

```

```

MOV      P2M0, #00H

```

; Set up P2.0~P2.7

High impedance input mode

```

MOV      P2M1, #0FFH

```

```

MOV      P3M0, #0FFH

```

; Set up P3.0~P3.7

Open-drain mode

```

MOV      P3M1, #0FFH

```

```

JMP      $

```

```

END

```

9.4.2 Two-way port read and write operation

C Language code

// The test operating frequency is 11.0592MHz

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```
sfr
```

```
P0M0      = 0x94;
```

```
P0M1      = 0x93;
```

```
P1M1      = 0x91;
```

```
P1M0      = 0x92;
```

```
P2M1      = 0x93;
```

```
P2M0      = 0x94;
```

```
P3M1      = 0x95;
```

```
P3M0      = 0x96;
```

```
P4M1      = 0xb1;
```

```
P4M0      = 0xb2;
```

```
P5M1      = 0xb3;
```

```
P5M0      = 0xb4;
```

```
P6M1      = 0xc9;
```

```
P6M0      = 0xca;
```

```
P7M1      = P0^0;
```

```
P7M0      = P0^0;
```

```
sbit P00
```

```
void main()
```

```
{
```



```

P1M1 = 0x00;

P2M0 = 0x00;

P2M1 = 0x00;

P3M0 = 0x00;

P3M1 = 0x00;

P4M0 = 0x00;

P4M1 = 0x00;

P5M0 = 0x00;

P5M1 = 0x00;

P0M0 = 0x00;

P0M1 = 0x00;

P00 = 1;

P00 = 0;

P00 = 1;

_nop_0;

_nop_0;

CY = P00;

while (1);

}

```

//Set up P0.0~P0.7 Two-way port mode

//P0.0 Port output high level

//P0.0 port output low level

// Enable the internal weak pull-up resistor before reading the port

// Wait for two clocks

//

// Read port status

Assembly code

The test operating frequency is 11.0592MHz

P0M0	DATA	094H
P0M1	DATA	093H
P1M1	DATA	091H
P1M0	DATA	092H
P0M1	DATA	093H
P0M0	DATA	094H
P2M1	DATA	095H
P2M0	DATA	096H
P3M1	DATA	0B1H
P3M0	DATA	0B2H
P4M1	DATA	0B3H
P4M0	DATA	0B4H
P5M1	DATA	0C9H
P5M0	DATA	0CAH
	ORG	0000H
	LJMP	MAIN
	ORG	0100H
MAIN:		
	MOV	SP, #5FH
	MOV	P0M0, #00H
	MOV	P0M1, #00H
	MOV	P1M0, #00H
	MOV	P1M1, #00H
	MOV	P2M0, #00H
	MOV	P2M1, #00H
	MOV	P3M0, #00H
	MOV	P3M1, #00H
	MOV	P4M0, #00H
	MOV	P4M1, #00H

MOV *P5M0, #00H*

MOV *P5M1, #00H*

MOV *P0M0, #00H*

MOV *P0M1, #00H*

;Set up P0.0~P0.7 Two-way port mode

SETB *P0.0*

;P0.0 Port output high level

CLR *P0.0*

;P0.0 port output low level

SETB *P0.0*

; Enable the internal weak pull-up resistor before reading the port

NOP

; Wait for two clocks

NOP

; Read port status


MOV *C, P0.0*

JMP *S*

END


STC MCU

9.5 A typical triode control circuit




If the pull-up control is controlled, it is recommended to add a pull-up resistor $R1$ (3.3K). It is recommended that the value of $R2$ is add a pull-up resistor or use a strong push-pull output.

9.6 Typical light-emitting diode control circuit



9.7 Hybrid voltage power supply system device I/O Port interconnection


When STC's 5V single-chip microcomputer is connected to a 3.3V device, in order to prevent the 3.3V device from not being able to withstand 5V, the corresponding I/O port can be connected with a 330Ω current limiting resistor to the 3.3V device I/O port. When the program is initialized, the I/O port of the 5V single-chip microcomputer configuration, disconnect the internal pull-up resistor, and add a 10K pull-up resistor to the Vcc of the 3.3V device outside the I/O port of the corresponding 3.3V device, 0V, and everything is normal for the input and output.



When the 3V MCU is connected to a 5V device, in order to prevent the 3V MCU from not being able to withstand 5V, if the corresponding I/O port is the input, an isolation diode is connected in series on the port to isolate the high voltage part. The external signal voltage is cut off when it is higher than the operating voltage. When the external signal voltage is high, the I/O port is pulled up to a high level due to the internal pull-up, so the state of the read I/O port is high; when the external signal voltage is low, it is turned on, and the state of the MCU's read I/O port is low.



When STC's 3V MCU is connected to a 5V device, in order to prevent the 3V MCU from not being able to withstand 5V, if the corresponding I/O port is the output, an NPN transistor can be used to isolate it. The circuit is as follows :




9.8 How to make I/O The port is low when it is powered on and reset

When the ordinary 8051 microcontroller is reset on power-up, the ordinary I/O port is a weak pull-up (quasi-bidirectional port) with a high-level output. In practical applications, some I/O ports need to be low-level outputs at power-up, otherwise the controlled system (such as a motor) will malfunction. Now, since the microcomputer has both a weak pull-up output and a strong push-pull output, this problem can be easily solved.


It is now possible to add a pull-down resistor (about 10K) to the I/O port of STC's single-chip microcomputer, so that when the power-on is reset, the I/O port is low. For the I/O ports which are weak pull-ups (quasi-bidirectional ports), the other I/O ports are all high-impedance input modes. And there is an external pull-down resistor, so when the I/O port is powered on and reset, the I/O port is low. If you want to drive this I/O port to a high level, you can set this I/O port to a strong push-pull output. When the push-pull output is driven to a high level, the I/O port can reach 20mA, so it is definitely possible to drive this port to a high level output.



9.9 use 74HC595 drive 8 Serial expansion of a digital tube Circuit diagram of the root line




9.10 I/O Port direct drive LED Digital tube application circuit diagram



I/O口动态扫描驱动4个共阴极数码管参考电路图

I/O 口动态扫描驱动数码时，可以一次点亮一个数码管中的8段，但为降低功耗，建议可以一次只点亮其中的4段或者2段

I/O 口动态扫描驱动4个共阳极数码管参考电路图



9.11 use STC series MCU of I/O The port directly drives the segment code

When the product needs a segment to be displayed, if you use without drive

This will you n

Increase costs. In fact, for many small projects, such as a large number of small appliances, there are not many segments that need to be displayed.

A colon with a decimal point or clock ":", so that if you use the port to scan and display directly, the cost will be reduced and the work will be reduced.

However, this scheme is not suitable for driving too many), it is not suitable for very low-power occasions (there will be hundreds of microamperes too many segments (occupying current))

Simple driving principle: as shown in the figure

It is a special kind of liquid crystal. Under the action of an electric field, the arrangement direction of the crystal will be reversed, and you can see the display content.

There is a torsion voltage threshold, when the voltage across the terminal is higher than this threshold, the LCD will be displayed.

When the threshold value is reached, there is a display operating voltage, (That is, bias, corresponding to

Threshold), such as 3.0V, 1/4 DUTY, 1/3 BIAS, means LCD DUTY (The corresponding and 3.0V, COM, The threshold value is approximately 1.5V,

When the voltage applied across a certain section is 5.0V, display voltage is 1.0V, The response to the driving voltage is not very good.

Sensitive, such as adding when it is, it may be faintly displayed, which is commonly referred to as "ghosting." Therefore, it is necessary to ensure that the value voltage is relatively large, but when it is not displayed, a voltage that is much smaller than the threshold value should be used.

To be driven by AC, a DC voltage cannot be applied at both ends, otherwise it will be damaged after a long time, so make sure to use AC.

The average voltage of the driving voltage across the LCD is 0V, when using the time division scanning method, the LCD is in an invalid state in addition to the valid state.

The circuit of the scheme is shown in the figure. The scanning principle is shown in the figure. After work, and or 3.0V

When all in a series, The resistor is connected to a capacitor, filtering a midpoint voltage is obtained and is the turn of a certain

of scans, the connected Set to push-pull output, the rest is the same as this one, the scanning connected COM Not displayed

Then In-phase, if displayed, then reversed. After scanning, this output is the same as high resistance, each

pass 20K The resistor is connected to the voltage on the capacitor, and according to whether the output high and low levels are displayed, the

The voltage on the segment is displayed is VDD, guaranteed LCD The average DC voltage across both ends is 0.

Drive the over-resistance The circuit of the scheme is shown in the figure, MCU work, SEG Pass

voltage divider output LCD4 Connected to the voltage divider output through a resistor Picked up IO

The common point is connected to a COM1.5V 3.5V IO 1/2VDD° In the turn of a certain COM 4.5V

capacitive output, if it is connected to this, this point is displayed, the connected In-phase, if displayed, then reversed. After scanning, COM

This one COM IO one is set to high impedance, so this COM The resistor is connected to the voltage, depending on whether it is 0

Show the high and low output levels, so The voltage on the display is, When not displayed is, fully satisfied LCD sweep

it is added to the description requirements.

When you need to sleep to save power, put all drive IO All outputs are low, LCD No additional power will be added to the drive power


flow.

Picture: Driver Duty 1/2 BIAS 3V LCD

The circuit

本电路MCU工作于3.3V驱动1/4 Duty, 1/2 bias, 3V的段码LCD。
 本电路适用于STC8系列，IO都是普通IO操作。
 C1用于中点电压滤波，4.7~47uF。
 MCU睡眠后LCD驱动部分电路不会耗电。

1/4 Dutys, 1/2 bias, 3V



Picture: Segment code name picture





Figure 3: 1/4Duty 1/2BIAS

Scanning schematic



Picture: Driver 1/4 Duty 1/3 Bias 3V LCD

The circuit

本电路MCU工作于3V驱动1/4 Duty, 1/3 bias, 3V的段码LCD。
 本电路适用于STC8系列，IO都是普通IO操作。
 C1用于中点电压滤波，4.7~47uF。
 MCU睡眠后LCD驱动部分电路不会耗电。





figure : 1/4Duty 1/3BIAS

Scanning schematic



For ease of use, the display content is placed in a video memory, each bit of which is driven one by one, see the figure.

figure : LCD Truth table and video memory innuendo table


LCD真值表:

NCB PIN	P17	P16	P15	P14	P13	P12	P11	P10	P27	P26	P25	P24	P23	P22	P21	P20
LCD PIN	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
LCD PIN name	SEG11	SEG10	SEG9	SEG8	SEG7	SEG6	SEG5	SEG4	SEG3	SEG2	SEG1	SEG0	COM3	COM2	COM1	COM0
	--	1D	2:	2D	2:	3D	4:	4D	4:	5D	5:	6D	COM3			
	1E	1C	2E	2C	3E	3C	4E	4C	5E	5C	6E	6C		COM2		
	1G	1B	2G	2B	3G	3B	4G	4B	5G	5B	6G	6B			COM1	
	1F	1A	2F	2A	3F	3A	4F	4A	5F	5A	6F	6A				COM0

显存映射表:

	B7	B6	B5	B4	B3	B2	B1	B0
buff[0]:	--	1D	2:	2D	2:	3D	4:	4D
buff[1]:	1E	1C	2E	2C	3E	3C	4E	4C
buff[2]:	1G	1B	2G	2B	3G	3B	4G	4B
buff[3]:	1F	1A	2F	2A	3F	3A	4F	4A
buff[4]:	4:	5D	5:	6D	--	--	--	--
buff[5]:	5E	5C	6E	6C	--	--	--	--
buff[6]:	5G	5B	6G	6B	--	--	--	--
buff[7]:	5F	5A	6F	6A	--	--	--	--

Picture: Driving effect photo



The scanner only needs two functions :

LCD

Code scanning function of this paragraph

```
1- void LCD_scan(void)
```

The contents of the display buffer are displayed one at a time.

Call cycle, the call interval is generally 1ms. If you use 1ms, then the scan cycle is 8ms. The program calls this function every certain time, and it will

The refresh rate is 125HZ* LCD

Segment code display buffer loading function

This function is used to put the displayed numbers or characters in the display buffer, such as

Just to be in the first number position

Display numbers, support display A-F, Other characters users can add by themselves.

In addition, use a macro to display, turn off, or flash a colon or decimal point.

c Language code

```
Series of tests for function
*****
description STC15 I/O Direct drive segment code 8 word LCD, 1/4 Dutys, 1/3 bias
```

```
Display a time after power-up (Minutes and seconds),
P3.2 Connect a switch to ground Used to go to sleep or wake up
*****/
```

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```
typedef unsigned char u8;
```

```
typedef unsigned int u16;
```

```
typedef unsigned long u32;
```

```
sfr AUXR = 0x8e;
```

```
sfr P1M1 = 0x91;
```

```
sfr P1M0 = 0x92;
sfr P2M1 = 0x95;
sfr P2M0 = 0x96;
```

```
/******Local constant declaration *****/
```

```
#define MAIN_Fosc                11059200L

#define DIS_BLACK                0x10
#define DIS_                     0x11
#define DIS_A                    0x0A
#define DIS_B                    0x0B
#define DIS_C                    0x0C
#define DIS_D                    0x0D
#define DIS_E                    0x0E
#define DIS_F                    0x0F

#define LCD_SET_DP2              0x08
#define LCD_CLR_DP2             LCD_buff[0] |= LCD_buff[0] &= ~0x08
#define LCD_FLASH_DP2          LCD_buff[0] ^= 0x08

#define LCD_SET_DP4              0x80
#define LCD_CLR_DP4             LCD_buff[4] |= LCD_buff[4] &= ~0x80
#define LCD_FLASH_DP4          LCD_buff[4] ^= 0x80

#define LCD_SET_2M               0x20
#define LCD_CLR_2M              LCD_buff[0] |= LCD_buff[0] &= ~0x20
#define LCD_FLASH_2M           LCD_buff[0] ^= 0x20

#define LCD_SET_4M               0x02
#define LCD_CLR_4M              LCD_buff[0] |= LCD_buff[0] &= ~0x02
#define LCD_FLASH_4M           LCD_buff[0] ^= 0x02

#define LCD_SET_DP5              0x20
#define LCD_CLR_DP5             LCD_buff[4] |= LCD_buff[4] &= ~0x20
#define LCD_FLASH_DP5          LCD_buff[4] ^= 0x20

#define P1n_standard(bitn)      P1M1 &= ~(bitn), P1M0 &= ~(bitn)
#define P1n_push_pull(bitn)    P1M1 &= ~(bitn), P1M0 |= (bitn)
#define P1n_pure_input(bitn)   P1M1 |= (bitn), P1M0 &= ~(bitn)
#define P1n_open_drain(bitn)   P1M1 |= (bitn), P1M0 |= (bitn)

#define P2n_standard(bitn)      P2M1 &= ~(bitn), P2M0 &= ~(bitn)
#define P2n_push_pull(bitn)    P2M1 &= ~(bitn), P2M0 |= (bitn)
#define P2n_pure_input(bitn)   P2M1 |= (bitn), P2M0 &= ~(bitn)
#define P2n_open_drain(bitn)   P2M1 |= (bitn), P2M0 |= (bitn)
```

```
/******Local variable declaration *****/
```

```
u8 cnt_500ms;
u8 second,minute,hour;
bit B_Second;
bit B_2ms;
u8 LCD_buff[8];
u8 scan_index;
```

```
/******Local function declaration *****/
```

```
void LCD_load(u8 n,u8 dat);
void LCD_scan(void);
void LoadRTC(void);
void delay_ms(u8 ms);
```

```
//Define the master clock
```

```

/*****Main function *****/
void main(void)
{
    u8 i;

    AUXR = 0x80;
    TMOD = 0x00;
    TL0 = (65536 - (MAIN_Fosc / 500));
    TH0 = (65536 - (MAIN_Fosc / 500)) >> 8;
    TR0 = 1;
    ET0 = 1;
    EA = 1;

    //initialize LCD Video memory

    for(i=0; i<8; i++) LCD_buff[i] = 0;

    P2n_push_pull(0xf0); //segment Set to push-pull output
    P1n_push_pull(0xff);

    LCD_SET_2M; //Display time interval
    LCD_SET_4M; //Display minute and second intervals
    LoadRTC(); //Display time

    while (1)
    {
        PCON |= 0x01; //Enter idle mode, by Timer0 2ms Wake up and exit
        _nop_();
        _nop_();
        _nop_();

        if(B_2ms) //2ms Beat to
        {
            B_2ms = 0;

            if(++cnt_500ms >= 250) //500ms to
            {
                cnt_500ms = 0;
                // LCD_FLASH_2M; //Flashing time interval
                // LCD_FLASH_4M; //Flashing minutes and seconds interval

                B_Second = ~B_Second;
                if(B_Second)
                {
                    if(++second >= 60) //1 Minutes to arrive
                    {
                        second = 0;
                        if(++minute >= 60) //1 The hour is up
                        {
                            minute = 0;
                            if(++hour >= 24) hour = 0; //24 The hour is up
                        }
                    }
                }
                LoadRTC(); //Display time
            }
        }
        if(!P32) //Press the key to prepare
        {
            LCD_CLR_2M; //Display time interval
        }
    }
}

```

```

LCD_CLR_4M;
LCD_load(1,DIS_BLACK);
LCD_load(2,DIS_BLACK);
LCD_load(3,0);
LCD_load(4,0x0F);
LCD_load(5,0x0F);
LCD_load(6,DIS_BLACK);
while(! P32) delay_ms(10);
delay_ms(50);
while(! P32) delay_ms(10);
TR0 = 0;
IE0 = 0;
EX0 = 1;
IT0 = 1;
P1n_push_pull(0xff);
P2n_push_pull(0xff);
P1 = 0;
P2 = 0;
PCON|= 0x02;
_nop_0;
_nop_0;
_nop_0;
LCD_SET_2M;
LCD_SET_4M;
LoadRTC();
TR0 = 1;
while(! P32) delay_ms(10);
delay_ms(50);
while(! P32) delay_ms(10);
}
}
}

Delay function
*****
void delay_ms(u8 ms)
{
    unsigned int i;
    do{
        i = MAIN_Fosc / 13000;
        while(--i);
    }while(--ms);
}

Interrupt function
***** Timer0
void timer0_int (void) interrupt 1
{
    LCD_scan();
    B_2ms = 1;
}

Interrupt function
***** INT0
void INT0_int (void) interrupt 0
{
}

```

Display minute and second intervals
Wait for the button to be released
Wait for the release button again
Turn off the timer
External interrupt flag
INT0 Enable
INT0 Falling edge interrupt
com and seg All output 0
Sleep
Display time interval
Display minute and second intervals
Display time
Turn on the timer
Wait for the button to be released
Wait for the release button again

```

EX0 = 0;
IE0 = 0;
}

```

```

/***** LCD

```

Segment code scanning function

```

void LCD_scan(void)

```

```

//Sus @22.1184MHZ

```

```

{

```

```

    u8 code T_COM[4]={0x08,0x04,0x02,0x01};

```

```

    u8 j;

```

```

    j = scan_index >> 1;

```

```

    P2n_pure_input(0x0f);

```

```

    if(scan_index & 1)

```

```

    {

```

```

        P1 = ~LCD_buff[j];

```

```

        P2 = ~(LCD_buff[j]<4 & 0xf0);

```

```

    }

```

```

    else

```

```

    {

```

```

        P1 = LCD_buff[j];

```

```

        P2 = LCD_buff[j]<4 & 0xf0;

```

```

    }

```

```

    P2n_push_pull(T_COM[j]);

```

```

    if(++scan_index >= 8) scan_index = 0;

```

```

}

```

```

/*****

```

For the first Digital loading display function

```

void LCD_load(u8 n, u8 dat)

```

```

//n For the first few numbers the number to be displayed

```

```

{

```

```

    u8 code t_display[]={

```

```

        // 0 1 2 3 4 5 6 7 8 9 A B C D E F

```

```

        0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x6F,0x77,0x7C,0x39,0x5E,0x79,0x71,

```

```

        //black

```

```

        0x00,0x40

```

```

    };

```

```

    u8 code T_LCD_mask[4] = {-0xc0,-0x30,-0x0c,-0x03};

```

```

    u8 code T_LCD_mask4[4] = {-0x40,-0x10,-0x04,-0x01};

```

```

    u8 i,k;

```

```

    u8 *p;

```

```

    if((n == 0) || (n > 6)) return;

```

```

    i = t_display[dat];

```

```

    if(n <= 4) //1~4

```

```

    {

```

```

        n--;

```

```

        p = LCD_buff;

```

```

    }

```

```

    else

```

```

    {

```

```

        n = n - 5;

```

```

        p = &LCD_buff[4];

```

```

    }

```

```

    k = 0;

```

```

    if(i & 0x08) k |= 0x40;

```

```

//D

```

```

    *p = (*p & T_LCD_mask4[n]) | (k >> 2*n);

```

```

    p++;

```

```

    k = 0;
    if(i & 0x04) k |= 0x40;           //C
    if(i & 0x10) k |= 0x80;           //E

    *p = (*p & T_LCD_mask[n]) | (k >> 2 * n);
    p++;
    k = 0;
    if(i & 0x02) k |= 0x40;           //B
    if(i & 0x40) k |= 0x80;           //G
    *p = (*p & T_LCD_mask[n]) | (k >> 2 * n);
    p++;
    k = 0;
    if(i & 0x01) k |= 0x40;
    if(i & 0x20) k |= 0x80;           //A
    *p = (*p & T_LCD_mask[n]) | (k >> 2 * n);           //F
}

```

Display time

```

/*****
void LoadRTC(void)
{
    LCD_load(1, hour/10);
    LCD_load(2, hour%10);
    LCD_load(3, minute/10);
    LCD_load(4, minute%10);
    LCD_load(5, second/10);
    LCD_load(6, second%10);
}

```

Assembly code

Direct drive segment code series test

```

; I/O Display a time after power-up (Minutes and seconds)

```

```

;*****
P0M1 DATA 0x93          DATA
P0M0 DATA 0x94
P1M1 DATA 0x91
P1M0 DATA 0x92
P2M1 DATA 0x95
P2M0 DATA 0x96
P3M1 DATA 0xB1
P3M0 DATA 0xB2
P4M1 DATA 0xB3
P4M0 DATA 0xB4
P5M1 DATA 0xC9
P5M0 DATA 0xC
P6M1 DATA 0xCB
P6M0 DATA 0xCC
P7M1 DATA 0xE1
P7M0 DATA 0xE2
AUXR DATA 0x8E
INT_CLKO DATA 0x8F
IE2 DATA 0xAF
P4 DATA 0xC0
T2H DATA 0xD6
T2L DATA 0xD7

```

```
DIS_BLACK EQU 010H
DIS_EQU EQU 011H
DIS_A EQU 00AH
DIS_B EQU 00BH
DIS_C EQU 00CH
DIS_D EQU 00DH
DIS_E EQU 00EH
DIS_F EQU 00FH
```

```
B_2ms BIT 20H ; signal
B_Second BIT 0 20H ; 2ms Second signal
cnt_500ms DATA 1 30H
second DATA 31H
minute DATA 32H
hour DATA 33H
scan_index DATA 34H
```

```
LCD_buff DATA 40H ; 40H~47H
```

```
ORG 0000H
LJMP F_Main
```

```
ORG 000BH
LJMP F_Timer0_Interrupt
```

```
ORG 0100H
F_Main:
```

```
CLR A ; Set to prevail two-way port
MOV P3M1, A ; Set to prevail two-way port
MOV P3M0, A ; Set to prevail two-way port
MOV P5M1, A
MOV P5M0, A
```

```
MOV P1M1, #0 ; segment Set to push-pull output
```

```
MOV P1M0, #0ffh
```

```
ANL P2M1, #NOT 0f0h ; segment Set to push-pull output
```

```
ORL P2M0, #0f0h
```

```
ORL P2M1, #0f0H ; all COM High output resistance to the midpoint voltage
```

```
ANL P2M0, #0f0H
```

```
MOV SP, #0D0H
```

```
MOV PSW, #0
```

```
USING 0 ; Select the first group
```

```
MOV R2, #8
```

```
MOV R0, #LCD_buff
```

```
L_ClearLcdRam:
```

```
MOV @R0, #0
```

```
INC R0
```

```
DJNZ R2, L_ClearLcdRam
```

```
LCALL F_Timer0_init
```

```
SETB EA
```

```
; ORL LCD_buff, #020H ; Display time interval ;
```

```

;
    ORL        LCD_buff, #002H        ; Display minute and second intervals
;
    MOV        hour, #12
    MOV        minute, #00
    MOV        second, #00
    LCALL     F_LoadRTC
; Display time

```

L_Main_Loop:

```

    JNB        B_2ms, L_Main_Loop    ;2ms Beat to
    CLR        B_2ms

```

```

    INC        cnt_500ms
    MOV        A, cnt_500ms
    CJNE      A, #250, L_Main_Loop
;500ms to
    MOV        cnt_500ms, #0;

```

```

    XRL        LCD_buff, #020H        ; Flashing time interval
    XRL        LCD_buff, #002H        ; Flashing minutes and seconds interval

```

```

    CPL        B_Second
    JNB        B_Second, L_Main_Loop

```

```

    INC        second
    MOV        A, second
    CJNE      A, #60, L_Main_Load
    MOV        second, #0             ; 1 Minutes to arrive
    INC        minute
    MOV        A, minute
    CJNE      A, #60, L_Main_Load
    MOV        minute, #0;
    INC        hour
    MOV        A, hour
    CJNE      A, #24, L_Main_Load
    MOV        hour, #0
;24 The hour is up

```

L_Main_Load:

```

    LCALL     F_LoadRTC
    LJMP     L_Main_Loop
; Display time

```

F_Timer0_init:

```

    CLR        TR0                    ; Stop counting
    ANL        TMOD, #000H
    SETB       ET0                    ; Allow interruption
    ORL        TMOD, #0              ; Working mode 0: 16 Automatic reloading of bits
    ANL        INT_CLKO, #NOT 0x01   ; Does not output clock
    ORL        AUXR, #0x80           ; IT mode
    MOV        TH0, #HIGH (-22118)   ; 2ms
    MOV        TL0, #LOW (-22118)
    SETB       TR0                    ; Start running
    RET

```

F_Timer0_Interrupt:

```

;Timer0 1ms Interrupt function
    PUSH       PSW                    ;PSW Into the stack
    PUSH       ACC                    ;ACC into the stack
    PUSH       AR0

```

PUSH AR7
 PUSH DPH
 PUSH DPL

LCALL F_LCD_scan
 SETB B_2ms

POP DPL
 POP DPH
 POP AR7
 POP AR0
 POP ACC
 POP PSW
 RETI

;ACC Out of the stack
 ;PSW out of the stack

***** Display time *****

F_LoadRTC:

```

MOV R6, #1 ;LCD_load(1,hour/10);
MOV A, hour
MOV B, #10
DIV AB
MOV R7, A
LCALL F_LCD_load ;R6 For the first few numbers, for 7 Is the number to be displayed

MOV R6, #2 ;LCD_load(2,hour%10);
MOV A, hour
MOV B, #10
DIV AB
MOV R7, B
LCALL F_LCD_load ;R6 For the first few numbers, for 7 Is the number to be displayed

MOV R6, #3 ;LCD_load(3,minute/10);
MOV A, minute
MOV B, #10
DIV AB
MOV R7, A
LCALL F_LCD_load ;R6 For the first few numbers, for 7 Is the number to be displayed

MOV R6, #4 ;LCD_load(4,minute%10);
MOV A, minute
MOV B, #10
DIV AB
MOV R7, B
LCALL F_LCD_load ;R6 For the first few numbers, for 7 Is the number to be displayed

MOV R6, #5 ;LCD_load(5,second/10);
MOV A, second
MOV B, #10
DIV AB
MOV R7, A
LCALL F_LCD_load ;R6 For the first few numbers, for 7 Is the number to be displayed

MOV R6, #6 ;LCD_load(6,second%10);
MOV A, second
MOV B, #10
DIV AB
MOV R7, B
LCALL F_LCD_load ;R6 For the first few numbers, for 7 Is the number to be displayed

```

RET

T_COM:

DB 008H, 004H, 002H, 001H

F_LCD_scan:

```

MOV A, scan_index ;j = scan_index >> 1;
CLR C
RRC A
MOV R7, A ;R7 = j
ADD A, #LCD_buff
MOV R0, A ;R0 = LCD_buff[j]
ORL P2M1, #00FH ;all COM
ANL P2M0, #0F0H

```

High output resistance to the midpoint voltage

```

MOV A, scan_index
JNB ACC.0, L_LCD_Scan2 ;if(scan_index & 1) / Reverse scan
MOV A, @R0 ;P1 = ~LCD_buff[j];
CPL A
MOV P1, A
MOV A, R0 ;P2 = ~(LCD_buff[j] | 4) & 0xf0;
ADD A, #4
MOV R0, A
MOV A, @R0
ANL A, #0F0H
CPL A
MOV P2, A
SJMP L_LCD_Scan3

```

Reverse scan

L_LCD_Scan2:

```

MOV A, @R0 ;P1 = LCD_buff[j];
MOV P1, A
MOV A, R0 ;P2 = (LCD_buff[j] | 4) & 0xf0;
ADD A, #4
MOV R0, A
MOV A, @R0
ANL A, #0F0H
MOV P2, A

```

Positive phase scan

L_LCD_Scan3:

```

MOV DPTR, #T_COM ;A certain COM Set to push-pull output
MOV A, R7
MOVC A, @A+DPTR
ORL P2M0, A
CPL A
ANL P2M1, A

INC scan_index ;if(++scan_index == 8) scan_index = 0;
MOV A, scan_index
CJNE A, #8, L_QuitLedScan
MOV scan_index, #0

```

L_QuitLedScan:

RET

***** Standard font library *****

T_Display:

; 0 1 2 3 4 5 6 7 8 9 A B C D E F

```

DB      03FH,006H,05BH,04FH,066H,06DH,07DH,007H,07FH,06FH,077H,07CH,039H,05EH,079H,071H
;
DB      000H,040H

```

```

;*****

```

```

F_LCD_load:

```

For the first Digital loading display function algorithm is simple*

;R6 For the first few numbers, for Is the number to be displayed

;i = t_display[dat];

```

MOV     DPTR, #T_Display
MOV     A, R7
MOVC   A, @A+DPTR
MOV     B, A

```

Number to display

```

MOV     A, R6
CJNE   A, #1, L_NotLoadChar1
MOV     R0, #LCD_buff
MOV     A, @R0
MOV     C, B, 3
MOV     ACC, 6, C
MOV     @R0, A

```

```

INC     R0 A,
MOV     @R0 C,
MOV     B, 2 ACC.
MOV     6, C C,
MOV     B, 4 ACC.
MOV     7, C
MOV     @R0, A

```

```

INC     R0 A,
MOV     @R0 C,
MOV     B, 1 ACC.
MOV     6, C C,
MOV     B, 6 ACC.
MOV     7, C
MOV     @R0, A

```

```

INC     R0 A,
MOV     @R0 C,
MOV     B, 0 ACC.
MOV     6, C C,
MOV     B, 5 ACC.
MOV     7, C
MOV     @R0, A
RET

```

```

L_NotLoadChar1:

```

```

CJNE   A, #2, L_NotLoadChar2
MOV     R0, #LCD_buff
MOV     A, @R0
MOV     C, B, 3
MOV     ACC, 4, C
MOV     @R0, A

```

```

INC     R0 A,
MOV     @R0 C,
MOV     B, 2 ACC.
MOV     4, C C,
MOV     B, 4 ACC.
MOV     5, C
MOV     @R0, A

```

```

INC      R0 A,
MOV     @R0 C,
MOV     B, 1 ACC.      ;B
MOV     4, C C,
MOV     B, 6 ACC.      ;G
MOV     5, C
MOV     @R0, A

INC      R0 A,
MOV     @R0 C,
MOV     B, 0 ACC.      ;A
MOV     4, C C,
MOV     B, 5 ACC.      ;F
MOV     5, C
MOV     @R0, A
RET

```

L_NotLoadChar2:

```

CJNE    A, #3, L_NotLoadChar3
MOV     R0, #LCD_buff
MOV     A, @R0
MOV     C, B, 3      ;D
MOV     ACC, 2, C
MOV     @R0, A

INC      R0 A,
MOV     @R0 C,
MOV     B, 2 ACC.      ;C
MOV     2, C C,
MOV     B, 4 ACC.      ;E
MOV     3, C
MOV     @R0, A

INC      R0 A,
MOV     @R0 C,
MOV     B, 1 ACC.      ;B
MOV     2, C C,
MOV     B, 6 ACC.      ;G
MOV     3, C
MOV     @R0, A

INC      R0 A,
MOV     @R0 C,
MOV     B, 0 ACC.      ;A
MOV     2, C C,
MOV     B, 5 ACC.      ;F
MOV     3, C
MOV     @R0, A
RET

```

L_NotLoadChar3:

```

CJNE    A, #4, L_NotLoadChar4
MOV     R0, #LCD_buff
MOV     A, @R0
MOV     C, B, 3      ;D
MOV     ACC, 0, C
MOV     @R0, A

```



```

INC      R0 A,
MOV     @R0 C,
MOV     B, 2 ACC.      ;C
MOV     0, C C,
MOV     B, 4 ACC.      ;E
MOV     I, C
MOV     @R0, A

```

```

INC      R0 A,
MOV     @R0 C,
MOV     B, 1 ACC.      ;B
MOV     0, C C,
MOV     B, 6 ACC.      ;G
MOV     I, C
MOV     @R0, A

```

```

INC      R0 A,
MOV     @R0 C,
MOV     B, 0 ACC.      ;A
MOV     0, C C,
MOV     B, 5 ACC.      ;F
MOV     I, C
MOV     @R0, A
RET

```

L_NotLoadChar4:

```

CJNE   A, #5, L_NotLoadChar5
MOV     R0, #LCD_buff+4
MOV     A, @R0
MOV     C, B, 3      ;D
MOV     ACC, 6, C
MOV     @R0, A

```

```

INC      R0 A,
MOV     @R0 C,
MOV     B, 2 ACC.      ;C
MOV     6, C C,
MOV     B, 4 ACC.      ;E
MOV     7, C
MOV     @R0, A

```

```

INC      R0 A,
MOV     @R0 C,
MOV     B, 1 ACC.      ;B
MOV     6, C C,
MOV     B, 6 ACC.      ;G
MOV     7, C
MOV     @R0, A

```

```

INC      R0 A,
MOV     @R0 C,
MOV     B, 0 ACC.      ;A
MOV     6, C C,
MOV     B, 5 ACC.      ;F
MOV     7, C
MOV     @R0, A
RET

```

L_NotLoadChar5:

```
CJNE      A, #6, L_NotLoadChar6
MOV       R0, #LCD_buff+4
MOV       A, @R0
MOV       C, B, 3           ;D
MOV       ACC, 4, C
MOV       @R0, A

INC       R0 A,
MOV       @R0 C,
MOV       B, 2 ACC.        ;C
MOV       4, C C,
MOV       B, 4 ACC.        ;E
MOV       5, C
MOV       @R0, A

INC       R0 A,
MOV       @R0 C,
MOV       B, 1 ACC.        ;B
MOV       4, C C,
MOV       B, 6 ACC.        ;G
MOV       5, C
MOV       @R0, A

INC       R0 A,
MOV       @R0 C,
MOV       B, 0 ACC.        ;A
MOV       4, C C,
MOV       B, 5 ACC.        ;F
MOV       5, C
MOV       @R0, A
RET

L_NotLoadChar6:
RET

END
```

10 Command system

10.1 Addressing method

The addressing method is an indispensable part of the instruction set of every computer. The addressing method specifies the source and destination of the data. For different procedural instructions, the source and destination regulations will be different. The addressing method in the STC MCU can be summarized as:

- Address
- now
 - Direct addressing
 - Indirect addressing
 - Register
- Relative addressing
- Re-addressing
 - Bit addressing

10.1.1 Address now

Immediate addressing is also called immediate number. It is the number of operations to participate in the operation directly given in the instruction operation

such as : MOV A, #70H

The function of this instruction is to transfer the immediate number

70H to accumulator A. **10.1.2 Direct addressing**

In the direct addressing method, the instruction operand field gives the address of the participating operation operand. Direct addressing can only be used for special function registers, internal data registers, and bit address space. Among them, the special function register and bit address space can only be accessed

such as : ANL 70H, #48H

Represents a unit in the internal data memory. The number in the unit and the immediate number results are stored in the 70H unit. Where 70H is the direct address, indicating the internal data memory RAM.

10.1.3 Indirect addressing

Indirect addressing is represented by adding the "@" symbol before R0 or R1. For example, assuming that the data in R1 is 40H and the data contained in the 40H unit of the internal data memory is 55H, then the following instructions :

MOV A, @R1

Transfer the data 55H to the accumulator.

10.1.4 Register addressing

Register addressing is done to the selected R7~R0, Accumulator A, general purpose register B, address register and carry C in the number for operation. Among them, the register address is implied by the lower 3 digits of the instruction code, ACC, B, DPTR, and carry bit C are implied in the instruction code. Therefore, the instruction address also contains an implied addressing method.

The selection of the register work area is determined by RS1 and RS0 in the program status word register PSW. The registers specified by the instruction operand refer to the registers in the current work area.

Such as: INC R0;(R0)+1 → R0

10.1.5 Relative addressing

Relative addressing is to add the current value in the program counter PC to the number given in the second byte of the instruction, and the result is the address of the transfer instruction. The transfer address is also called the purpose of the transfer Address, the current value in the PC is called the base address. The number given in the instruction is called the offset. Since the destination address is relative to the base address in the PC, this addressing method is called relative addressing. This addressing method is mainly used to transfer instructions.

such as : JC 80H ;C=1 jump

It means that if the carry bit C is 0, the content in the program counter PC does not change, that is, it will not be transferred. If the carry bit C is 1, the value in the PC is used as the base address, and the result obtained after adding the offset of 80H is used as the destination address of the transfer instruction.

10.1.6 Re-addressing

In the index addressing mode, the instruction operand specifies a index register that stores the base value of the index. When re-addressing, the offset is added to the base value of the re-addressing, and the result is the address of the operand. The index register has a program counter PC and an address register DPTR.

For example: MOVC A, @ A + DPTR

means that accumulator A is an offset register, and its contents are added to the contents of the address register DPTR. The result is the address of the operand, and the number in the unit is taken out and fed to accumulator A.

10.1.7 Bit addressing

Bit addressing refers to the addressing of some internal data memory RAM and special function registers during bit operations. When performing a bit operation, the carry bit C as the bit operation accumulator, the instruction operand directly gives the address of the bit, and then performs a bit operation on the bit address. The bit address has exactly the same form as the byte address in byte direct addressing. It is mainly distinguished by the opcode. Attention should be paid to the bit address.

such as MOV C, 20H ; On-chip bit unit bit operation type instruction

10.2 Instruction

table	Mnemonic	Instruction description	byte	clock
ADD	A,Rn	The contents of the register are added to the accumulator	1	1
ADD	A,direct	, the data of the direct address unit is added to the accumulator	2	1
ADD	A,@Ri	, the data of the indirect address unit is added to the accumulator	1	1
ADD	A,#data	, the immediate number is added to the accumulator	2	1
ADDC	A,Rn	register, and the carry bit is added to the accumulator.	1	1
ADDC	A,direct	The data of the direct address unit is carried and added to the	2	1
ADDC	A,@Ri	accumulator . The data of the indirect address unit is carried and	1	1
ADDC	A,#data	added to the accumulator . The immediate count. The carry is added to the	2	1
SUBB	A,Rn	accumulator . The accumulator with borrow minus the register content	1	1
SUBB	A,direct	accumulator with borrow minus the content accumulator of the direct	2	1
SUBB	A,@Ri	address unit with borrow minus the content	1	1
SUBB	A,#data	accumulator of the indirect address unit with borrow minus the	2	1
INC	A	immediate count . Accumulator plus 1	1	1
INC	Rn	register plus 1	1	1
INC	direct	direct address unit plus 1	2	1
INC	@Ri	indirect address unit plus 1	1	1
DEC	A	accumulator minus 1	1	1
DEC	Rn	registerMinus 1	1	1
DEC	direct	direct address unit minus 1	2	1
DEC	@Ri	indirect address unit minus 1	1	1
INC	DPTR	address register DPTR plus 1	1	1

MUL	AB	A multiplied by B, B stores the high byte, A stores the low byte	1	2
DIV	AB	A divided by B, B stores the remainder, A stores the quotient	1	6
DA	A	accumulator Decimal adjustment	1	3
ANL	A,Rn	accumulator and register phase and	1	1
ANL	A,direct	accumulator and direct address unit phase and	2	1
ANL	A,@Ri	accumulator and indirect address unit phase and	1	1
ANL	A,#data	accumulator and immediate number phase and	2	1
ANL	direct,A	direct address unit and accumulator phase and	2	1
ANL	direct,#data	Direct address unit phase with immediate number phase with	3	1
ORL	A,Rn	accumulator and register phase or	1	1
ORL	A,direct	accumulator phase with direct address unit or	2	1
ORL	A,@Ri	accumulator phase with indirect address unit or	1	1
ORL	A,#data	accumulator phase with immediate number or	2	1
ORL	direct,A	direct address unit phase with accumulator or	2	1
ORL	direct,#data	direct address unit phase with immediate number or	3	1
XRL	A,Rn	accumulator phase with register is different or	1	1
XRL	A,direct	accumulator	2	1
XRL	A,@Ri	is different from direct address unit or The accumulator is different from the indirect address unit or	1	1
XRL	A,#data	the accumulator is different from the immediate number or	2	1
XRL	direct,A	the direct address unit is different from the accumulator or	2	1
XRL	direct,#data	the direct address unit is different from the immediate number or	3	1
CLR	A	the accumulator clears	1	1
CPL	A	the accumulator, the accumulator is reversed	1	1
RL	A	, the accumulator is looped, the	1	1
RLC	A	accumulator is looped, the	1	1
RR	A	accumulator is looped, the	1	1
RRC	A	accumulator is looped, the accumulator is looped, the accumulator is looped, the accumulator is	1	1
SWAP	A	looped, the accumulator is looped, the accumulator is looped, the accumulator is looped, the accumulator	1	1
CLR	C	clear zero carry bit	1	1
CLR	bit	clear 0 Direct address	2	1
SETB	C	bit 1 carry bit	1	1
SETB	bit	1 Direct address bit	2	1
CPL	C	carry bit inverse	1	1
CPL	bit	Direct address bit Inverse	2	1
ANL	C,bit	carry bit and direct address bit phase and	2	1
ANL	C,/bit	carry bit and direct address bit inverse code phase and	2	1
ORL	C,bit	carry bit and direct address bit phase or	2	1

ORL	C,/bit	The inverse code phase of the carry bit and the direct	2	1
MOV	C,bit	address bit or the direct address bit is fed into the carry bit	2	1
MOV	bit,C	, the carry bit is fed into the direct address bit register,	2	1
MOV	A,Rn	and the contents are fed into the accumulator . The number	1	1
MOV	A,direct	in the direct address unitData is fed into the accumulator	2	1
MOV	A,@Ri	, the data in the indirect address is fed into the	1	1
MOV	A,#data	accumulator , the immediate number is fed into the	2	1
MOV	Rn,A	accumulator , the accumulator content is fed into the	1	1
MOV	Rn,direct	register , the data in the direct address unit is fed into the register	2	1
MOV	Rn,#data	, the immediate number is fed into the register	2	1
MOV	direct,A	, the accumulator content is fed into the direct address unit	2	1
MOV	direct,Rn	, the register content is fed into the direct address unit	2	1
MOV	direct,direct	The data in the direct address unit is fed to another direct address unit, the data in the	3	1
MOV	direct,@Ri	indirect address is fed to the direct address unit, the	2	1
MOV	direct,#data	immediate number is fed to the direct address unit, the	3	1
MOV	@Ri,A	accumulator content is fed to the indirect address unit, the	1	1
MOV	@Ri,direct	direct address unit data is fed to the indirect address unit, the	2	1
MOV	@Ri,#data	immediate number is fed to the indirect address unit, the	2	1
MOV	DPTR,#data16	16-bit immediate number is fed to the data pointer	3	1
MOVC	A,@A+DPTR	in DPTRThe data in the base address re-addressing unit is fed to the accumulator, the data	1	4
MOVC	A,@A+PC	in the PC-based address re-addressing unit is fed to the accumulator	1	3
MOVX	A,@Ri	, the content of the extended address (8-bit address)	1	3 ¹¹
MOVX	A,@DPTR	is fed to the accumulator, and the content of the extended RAM (16-bit address) is fed to the accumulator A, and the	1	2 ¹¹
MOVX	@Ri,A	of the accumulator A is sent to the accumulator A. Into the extended RAM (8-bit address), the contents of	1	3 ¹¹
MOVX	@DPTR,A	the accumulator A are fed into the extended RAM (16-bit address), the data in	1	2 ¹¹
PUSH	direct	the direct address unit is pressed into	2	
POP	direct	the stack, the data pops up and is fed into the direct address unit	2	1
XCH	A,Rn	register and the accumulator exchange	1	1
XCH	A,direct	the direct address unit and the accumulator exchange	2	1
XCH	A,@Ri	the indirect address and the accumulator exchange	1	1
XCHD	A,@Ri	the indirect address of the lowNibble and accumulator exchange	1	1
ACALL addr11		short call subroutine	2	3
LCALL addr16		long call subroutine	3	3
RET		subroutine return	1	3
RETI		interrupt return	1	3
AJMP addr11		short jump	2	3
LJMP addr16		long jump	3	3

SJMP	rel	Relative jump	2	3
JMP	@A+DPTR	Relative to DPTR, the indirect jump	1	4
JZ	rel	accumulator is zero	2	1/3 ^[2]
JNZ	rel	, the jump accumulator is	2	1/3 ^[2]
JC	rel	non-zero, the carry bit is 1, the jump carry	2	1/3 ^[2]
JNC	rel	bit is 0, the jump direct address	2	1/3 ^[2]
JB	bit,rel	bit is 1, the jump direct address	3	1/3 ^[2]
JNB	bit,rel	bit is 0, the jump direct address bit	3	1/3 ^[2]
JBC	bit,rel	is 1, the jump, this bit is cleared to 0	3	1/3 ^[2]
CJNE	A,direct,rel	The accumulator is not equal to the direct address unit, the	3	2/3 ^[2]
CJNE	A,#data,rel	jump accumulator is not equal to the immediate number	3	1/3 ^[2]
CJNE	Rn,#data,rel	, the jump register is not equal to the immediate number	3	2/3 ^[2]
CJNE	@Ri,#data,rel	, the indirect address unit is not equal to the immediate	3	2/3 ^[2]
DJNZ	Rn,rel	number, the jump register is reduced, After the non-zero jump	2	2/3 ^[2]
DJNZ	direct,rel	, the direct address unit is reduced, After non-zero jump	3	2/3 ^[2]
NOP		to empty operation	1	1

: When accessing the external extended RAM, the execution cycle of the instruction is related to the SPEED [2:0] bit in the register BUS_SPEED^[1]

:The execution time of the conditional jump statement will vary depending on whether the condition is met. When the conditions are not met, execute the next instruction, then the execution time of the conditional jump statement is 1 clock; when the condition is met, a jump will occur, the execution time of the conditional jump statement is 3 clocks.

^[2]:The execution time of the conditional jump statement will vary depending on whether the condition is met. When the condition is not met, and the next instruction will continue to be executed. At this time, the execution time of the conditional jump statement is 2 clocks; when the condition is met, a jump will occur, the execution time of the conditional jump statement is 3 clocks.

10.3 Detailed instructions (Chinese)

ACALL addr11

Function: Absolute call

Description: The instruction implements an absolute call. The instruction is represented by the parameter. When executing the instruction, the PC is increased by the value of the parameter. First, the next instruction will be, and then the low and high bits of the bits will be based on the PC.

Press into the stack twice, and add the stack pointer twice at the same time. Then, combine the current bit and the first byte to get a 16-bit address of the bit, which is the entry address of the subroutine to be called.

It is required that the starting address of the subroutine must be immediately followed by the program storage page.

Each flag bit will not be changed when the instruction is

executed. The initial value is located in the program memory 07H. At the address, if the execution is located at the address

Instructions from the office:

ACALL SUBRTN

Then the address and 09H inside RAM 08HSP. The contents of the unit are 09H and 08H, The value becomes 08H PC

Instruction length (bytes) 2

Execution cycle: 2

binary encoding :

A10	A9	A8	1	0	0	0	1	A7	A6	A5	A4	A3	A2	A1	A0
-----	----	----	---	---	---	---	---	----	----	----	----	----	----	----	----

Be careful! Bit destination address of A10-A8 bit, a7 a6 a5 a4 a3 a2 a1 a0 Yes addr11 of A7-A0 bit.

operation : a9 a8 ACALL
 (PC) - (PC) + 2
 (SP) - (SP) + 1
 ((SP)) - (PC₇₋₆)
 (SP) - (SP) + 1
 ((SP)) - (PC_{15:8})
 (PC_{10:0}) ← Page number address

ADD A, <src-byte>

Function: addition

Description: ADD instructions can be used to complete the addition of the current values of the source operands and the accumulator. The current values are added. And put the result in the box in. According to the result of the operation, if the first bit has a carry, the carry flag is set to, otherwise it is cleared to zero; if the first bit has a carry, the carry flag is set to, otherwise it is cleared to zero. If it is an unsigned integer, it is added to the position bit, indicating that the current operation has a carry. If the first 6 bits are carried to generate a carry, or the 16 bits are carried to generate a carry, then the overflow flag is set to 1, otherwise it is cleared to zero. When performing the addition operation of signed integers, if the sum of two positive integers is a negative number, or the sum of two negative integers is a positive number, the overflow flag is set to 1, otherwise it is cleared to zero.

The source operand of this type of instruction can accept three addressing methods: register addressing, direct addressing, register indirect addressing, and immediate addressing.

For example : Suppose the value of the data in the accumulator is 0C3H(11000011B), R0 0AAH(10101010B). Execute the following instructions: ADD A, R0

Accumulator is cleared to zero, carry flag and overflow flag are cleared to zero. Auxiliary carry flag is set. The result is 06DH(01101101B).

ADD A, Rn

Instruction length (bytes) : 1

Execution cycle: 1

binary encoding :

		1	0	1	r	r	r
--	--	---	---	---	---	---	---

operation : ADD

$$(A) ← (A^0) + (Rn)$$

ADD A, direct

Instruction length (bytes) : 2

Execution cycle: 1

binary encoding :

		0	0	1	0	1				
--	--	---	---	---	---	---	--	--	--	--

 direct address

operation : ADD

0 ADD

$$(A) ← (A^0) + (\text{direct})$$

ADD A, @Ri

Instruction length (bytes) : 1

Execution cycle: 1

binary encoding :

		1	0	0	1	1	i
--	--	---	---	---	---	---	---

operation : ADD

$$(A) ← (A^0) + ((Ri))$$

ADD A, #data

Instruction length (bytes) : 2

Execution cycle : 1

Binary encoding :

		1	0	0	0	1	0	0		immediate data
--	--	---	---	---	---	---	---	---	--	----------------

operation : ADD

$$(A) \leftarrow (A^0) + \#data$$

ADDC A, <src-byte>

Function: When the carry-in addition**Description:** executes the instruction, put ADDC The represented source operand is added to the accumulator together with the carry flag src-byte

Fruit juice accumulator. According to the result of the operation, if the first bit has a carry bit is generated, the carry flag is set, otherwise it is cleared; if the carry bit is

If a carry is generated in the first bit, the auxiliary carry flag is set to, otherwise it is cleared to zero. If it is an unsigned integer addition, the carry

to show that the current operation result has overflowed. If the first

bit has a carry generation and the first bit does not have it, or the first bit has a carry generation and the first bit does not have it, it will 6776OV 1

it will be cleared to zero. When performing signed integer addition operations ,

OV Set, indicating that the sum of two positive integers is a negative number, or

OV 4

For example : Is the sum of two negative integers to a positive number. The source operand

of this type of instruction allows several addressing methods: register addressing, direct addressing, register indirect addressing, and immedi

Assuming that the value of the data in the accumulator is, the carry flag is, execute A 0C3H(11000011B) R0 0AAH(10101010B) 1

Line the following instructions:

The result is

ADDC A,R0

Accumulator is cleared to zero, carry flag and overflow flag A 6EH(01101110B), Auxiliary carry flag ACC OV

ADDC A, Rn

Be set.

Instruction length (bytes) ;

Execution cycle: 1

binary encoding :

			1	0	1	r	r	r
--	--	--	---	---	---	---	---	---

operation : ADDC

$$(A) \leftarrow (A^{01}) + (C) + (Rn)$$

ADDC A, direct

Instruction length (bytes) ;

Execution cycle: 1

binary encoding :

			1	0		1	0	1		direct address
--	--	--	---	---	--	---	---	---	--	----------------

operation : ADDC

$$(A) \leftarrow (A^{010}) + (C) + (\text{direct})$$

ADDC A, @Ri

Instruction length (bytes) ;

Execution cycle: 1

binary encoding :

			1	0	0	1	1	i
--	--	--	---	---	---	---	---	---

operation : ADDC

$$(A) \leftarrow (A^{01}) + (C) + ((Ri))$$

ADDC A, #data

Instruction length (bytes) ;

Execution cycle: 1

binary encoding :

			1	0	0	1	0	0		immediate data
--	--	--	---	---	---	---	---	---	--	----------------

operation : ADDC

$$(A) \leftarrow (A^{01}) + (C) + \#data$$

AJMP addr11

Function: Absolute jump**Description :** The instruction is used to transfer the program to the corresponding destination address for execution. The address is generated during PC (After two increments) the high bit, the bit of the opcode, and the byte of the instruction are connected to form. Request the destination of the

The address of the latter instruction is the instruction address in the program storage page.


For example : 1 Hypothesis label

0123H^{*} instruction :

AJMP JMPADR

Located0123H^{*}**Instruction length (bytes) :**

in 2 2 located in the program memory

AJMPADR The value becomes 0345H^{*} After executing the instruction PC**Execution cycle:****binary encoding :****Note: The destination address****operation :** AJMP

(PC) ← (PC)+2

(PC_{16:0}) ← page address

ANL <dest-byte> , <src-byte>

Function: Logic and operations on byte variables**Description :** The instruction will be given by ANL. The specified two-byte variables perform logic and operations bit by bit, and the operation is completed. The result is stored in the specified destination operand. The execution of this instruction will not affect the flag bit.

The combination of the two operation arrays allows two addressing modes. When the destination operand is an accumulator, the source operand is an accumulator or an immediate number. When the destination operand is a direct address, the source operand is an accumulator or an immediate number.

Note: When this command is used to modify the output port, the original data read in comes from the latch of the output data rather than the input data.For example : If the content of the accumulator is, the content of register 0 is 0C3H(11000011B) 55H(01010101B)^{*} then the instruction:

ANL A,R0

The result of execution is that the contents of the accumulator become 41H(01000001H)^{*}

When the destination operand is directly addressable data ,


ANL Instructions can be used to put any unit or hardware register in RAM

Some bits are cleared to zero. The masked byte will determine which bits will be cleared to zero. The masked byte may be a constant, or it may be a register. The following instructions:

ANL P1,#01110011B

Clear the port and bits to zero. Bit, bit 1 7 3 2

ANL A, Rn

Instruction length (bytes) : 2**Execution cycle:** 1**binary encoding :****operation :** 0

ANL A (Rn)

(A) ← (A)

ANL A, direct

Instruction length (bytes) : 2**Execution cycle:** 1**binary encoding :****operation :** ANL

(A) ← (A) A (direct)

ANL A, @Ri

Instruction length (bytes) : 2

Execution cycle: 1

binary encoding :

	1	0	1	0	1	1	i
--	---	---	---	---	---	---	---

operation : 0

ANL A ((Ri))

(A) ← (A)

ANL A, #data

Instruction length (bytes) : 2

Execution cycle: 1

binary encoding :

	1	0	1	0	1	0	0		immediate data
--	---	---	---	---	---	---	---	--	----------------

operation : 0

ANL A #data

(A) ← (A)

ANL direct, A

Instruction length (bytes) : 2

Execution cycle: 1

binary encoding :

0	1	0	1	0	0	1	0		direct address
---	---	---	---	---	---	---	---	--	----------------

operation : ANL

(direct) ← (direct) A (A)

ANL direct, #data

Instruction length (bytes) : 3

Execution cycle: 2

binary encoding :

0	1	0	1	0	0	1	1		direct address		immediate data
---	---	---	---	---	---	---	---	--	----------------	--	----------------

operation : ANL

(direct) ← (direct) A #data

ANL C, <src-bit>

Function: Perform logic and

Description operations on bit variables if src-bit

The represented Booleans are logic, and the carry flag is cleared; otherwise, the current state of the carry flag remains

unchanged. In an assembly language program, the "!" symbol means that the addressed bit needs to be reversed before being used as the source operand in the calculation, but the source operand itself will not change. This instruction will not affect each other flag when executed. The source operand can only be directly addressed.

For example : The following sequence of instructions if and only if =_{0QV} When the carry flag is set $\text{P1.0} = \text{ACC.7} = \text{and } C1:$

MOV C, P1.0 ; LOAD CARRY WITH INPUT PIN STATE

ANL C, ACC. 7 ; AND CARRY WITH ACCUM. BIT. 7

ANL C, /OV ; AND WITH INVERSE OF OVERFLOW FLAG

ANL C, bit

Instruction length (bytes) : 2

Execution cycle: 2

binary encoding :

	0	0	0	0	0	1	0		bit address
--	---	---	---	---	---	---	---	--	-------------

operation : 1

ANL A (bit)

(C) ← (C)

ANL C, /bit

Instruction length (bytes) : 2

Execution cycle: 2

binary encoding :

1	0	1	1	0	0	0	0		bit address
---	---	---	---	---	---	---	---	--	-------------

operation : ANL

$$(C) \leftarrow (C) \wedge (\overline{bit})$$

CJNE <dest-byte>, <src-byte>, rel

Function: If the two operands are not equal, transfer

Description: First compare the size of the two operands, if the two are not equal, the program sequence transfer. The destination address is

Make the signed offset of the last byte and PC. The current value of (adjacent address of the next instruction) add up

And made. If the target operand is an unsigned integer and its value is less than the unsigned integer corresponding to the source operand, then the carry flag is set, otherwise the carry flag is cleared to zero. But the operand itself will not be affected.

Combined, it allows <src-byte> compare with <dest-byte>. Compared with RAM, it can be directly addressable with any data or immediate numbers, any indirectly addressable RAM. The unit or the current working register can be connected to the immediate

Make a comparison.

For example :

Set accumulator A

The data contained is the median value of instructions

CJNE R7,#60H,NOT_EQ

;

; R7 = 60H.

NOT_EQ:JC REQ_LOW

; IF R7 < 60H.

;

; R7 > 60H.

The first instruction sets the carry flag, and the program jumps to the label. Next, pass the test carry flag ,

Can be determined R7 is greater than 60H. Still less than 60H.

Suppose the data of the port is also. Then the following instructions :

WAIT: CJNE A,P1,WAIT

Clear the carry flag and continue to execute, because at this time the value of the accumulator is also (if the data of the port is another value, then the program keeps looping until the port becomes

So far.)

CJNE A, direct, rel

Instruction length (bytes) : 3

Execution cycle: 2

binary encoding :

		1	1	0	1	0	1		direct address			rel. address
--	--	---	---	---	---	---	---	--	----------------	--	--	--------------

operation : 0

1 (PC) ← (PC) + 3

IF (A) <> (direct)
THEN

(PC) ← (PC) + relative offset

IF (A) < (direct)

THEN

(C) ← 1

ELSE

(C) ← 0

CJNE A, #data, rel

Instruction length (bytes) : 3

Execution cycle : 2

Binary encoding :

		1	1	0	1	0	0		immediate data		rel. address
--	--	---	---	---	---	---	---	--	----------------	--	--------------

operation : 0

1 (PC) ← (PC) + 3

IF (A) <> (data)
THEN

(PC) ← (PC) + relative offset

IF (A) < (data)

THEN

(C) ← 1

ELSE

(C) ← 0

CJNE Rn, #data, rel

Instruction length (bytes) 3

Execution cycle: 2

binary encoding :

		1	1	1	r	r	r		immediate data		rel. address
--	--	---	---	---	---	---	---	--	----------------	--	--------------

operation : 0

1 (PC) ← (PC) + 3

IF (Rn) <> (data)
THEN

(PC) ← (PC) + relative offset

IF (Rn) < (data)

THEN

(C) ← 1

ELSE

(C) ← 0

CJNE @Ri, #data, rel

Instruction length (bytes) 3

Execution cycle: 2

binary encoding :

		1	1	0	1	1	i		immediate data		rel. address
--	--	---	---	---	---	---	---	--	----------------	--	--------------

operation : 0

1 (PC) ← (PC) + 3

IF (Ri) <> (data)
THEN

(PC) ← (PC) + relative offset

IF (Ri) < (data)

THEN

(C) ← 1

ELSE

(C) ← 0

CLRA

Function: Clear accumulator This command

is used to assume that the All bits of are cleared to zero, which does not affect the

Description: Example: accumulator is an accumulator, the content is 5CH(01011100B), then the instruction :

CLRA

After execution, the value 00H(00000000B)*

Instruction length (bytes) : of the accumulator becomes 1

Execution cycle: 1

binary encoding :

1	1	1	0	0	1	0	0
---	---	---	---	---	---	---	---

operation : CLR

(A) ← 0

CLR bit

Function: Clearing the specified bit

Description will bit The bit represented is cleared to zero, and no flag bit will be affected. The addressing bit. The addressing bit.

For example : Suppose the data of the port is 5DH(01011101B), then the instruction :

CLR P1.2

After execution , P1

The port is set to 59H(01011001B)*

CLR C

Instruction length (bytes) ;

Execution cycle: 1

binary encoding :

1	1	0	0	0	0	1	1
---	---	---	---	---	---	---	---

operation : CLR

(C) ← 0

CLR bit

Instruction length (bytes) ;

Execution cycle: 1

binary encoding :

	1	0	0	0	0	1	0		bit address
--	---	---	---	---	---	---	---	--	-------------

operation : 1

CLR

(bit) ← 0

CPLA

Function: Inverse accumulator

Description will accumulator Each bit of is reversed, that is, the bit that was originally becomes, and the bit that was originally becomes. The instruction Ring the flag.

For example : Set accumulator The content is 3CH(01011100B), then the instruction :

CPLA

After execution, the contents of the accumulator become

0A3H (10100011B)*

Instruction length (bytes) ;

Execution cycle: 1

binary encoding :

1	1	1	1	0	1	0	0
---	---	---	---	---	---	---	---

operation : CPL

(A) ← (A)

CPL bit

Function: Will bit Inverse of the represented bit

Description be bit The bit represented by the variable is reversed. The bit that was originally becomes 0. No flag will be affected 1

To the impact. CPL Can be used for carry control directly addressable bits.

Note: If this command is used to modify the state of the bit The data represented is the endIn the port latch output port, then the data is not the current state entered from

For example : the pin. Set the data of the port to P1 5BH(01011011B), Then the instruction: CPL.P1.1

CPL.P1.2

After execution The port is set to P1 5DH(01011101B)*

CPL.C

Instruction length (bytes) ;

Execution cycle: 1

binary encoding :

1	0	1	1	0	0	1	1
---	---	---	---	---	---	---	---

operation : CPL

(C)- ()

CPL.bit

Instruction length (bytes) ;

Execution cycle: 1

binary encoding :

1	0	1	1	0	0	1	0		bit address
---	---	---	---	---	---	---	---	--	-------------

operation : CPL

(bit)- (bit)

DA A

Function: After the addition operation, the accumulator adjustment

Description : Instruction pair accumulator data stored in the previous addition operation is adjusted from the bit data generated by the previous

Instructions can be used to achieve two Addition of codes) to generate two-digit numbers.

compositions if the accumulator is Bit) greater than 9 (xxxx1010~xxxx 1111), or after the addition operation, assist

(carry sign AC 1 For, then DA The instruction will be added to the accumulator to generate the correct one in the low bit BCD

If added, low 6 4 There is a carry in the upper position, and the high position is, the carry will always be passed forward, so that the la

The flag is set; however, in other cases, the carry flag will not be cleared to zero, and the carry flag will remain at its original value.

If the carry flag is, or the value of the high bit exceeds 4 9 (1010xxxx~1111xxxx) then DA 6 The instruction will add to the high bit and generate the correct number in the high bit, but do not clear the flag bit. If the high bit has a carry output, then 4 4 BCD 4

Set the carry flag to, otherwise, the carry flag will not be changed. The status of the carry flag indicates the original two BCD

Whether the sum is greater than the instruction makes it possible to perform decimal addition operations accurately. attention , standard

, and thus DA

CPU Zhi will not be affected.

The above operations of the instruction are completed within one instruction cycle. And, machine status of the accumulator DA

Different content of , DA Add to the accumulator 00H 06H 60H 66H.A In order to achieve decimal conversion.

Note: If the addition operation is not performed earlier, it cannot be used directly. DA The hexadecimal data in the instruction is transfer

Change to a number, in addition, if the previous subtraction operation was performed, will not have the expected effect.

For example : DA BCD

BCD Code, the contents of the register

If the content in the accumulator is 56H for 67H (01011011B), which represents a decimal number of BCD code. The carry flag is, then the command : ADDC A,R3

DA

A

First perform standard complement binary addition, accumulator. The value becomes, The carry flag and the auxiliary carry flag are cleared

zero.

Then, DA Perform decimal adjustment and add. The content becomes $00100100B$, represents a decimal number

24 of BCD the accumulator code, which is $00100100B$. And the last two digits of the sum of the carry flag will set the

1, Which means that an overflow occurred during decimal addition. carry flag to and the sum is 1.

Addition or subtraction can be achieved. Format variables plus $01H$ Suppose the initial value of the accumulator is

Show decimal number $30H$, instruction sequence:

```
ADD A, #99H
```

```
DA
```

```
A
```

Will carry in position 1, $30H + 99H = 129H$. The data becomes $00100100B$. The low data of the addition sum can be

To be regarded as the result of the subtraction operation, that is,

Instruction length (bytes) : 1

Execution cycle: 1

binary encoding :

1	1	0	1	0	1	0	0
---	---	---	---	---	---	---	---

operation :

DA

-contents of Accumulator are BCD

IF $[(A_{3:0}) > 9] \vee [(AC) = 1]$

THEN $(A_{3:0}) \leftarrow (A_{3:0}) + 6$

AND

IF $[(A_{7:4}) > 9] \vee [(C) = 1]$

THEN $(C_{7:4}) \leftarrow (C_{7:4}) + 6$

DEC byte

Function: put BYTE The number of operations represented is reduced

Description: BYTE The represented variable is subtracted. If the original value is $00H$, then after subtracting, it becomes FFH . No standard

1 bit, it will be affected. This instruction supports operand addressing methods: accumulator addressing, register addressing, direct address

And register indirect addressing. Note: When

the command is used to modify the status of the output port, BYTE DE The data represented is the output data lock from the port

The input state obtained from the memory, not the input state read from

For example: the pin. Suppose the contents of the register are $7EH$ ($01111111B$), inside of RAM $7EH$ and $7FH$. The contents of the unit are

and $00H$. Then the instruction :

```
DEC @R0
```

```
DEC R0
```

```
DEC @R0
```

After execution, the contents $7EH$, inside RAM of $7EH$ and $7FH$. The content of the unit becomes $3FH$.

DECA

Instruction length (bytes) : 1

Execution cycle: 1

binary encoding :

	0	0	1	0	1	0	0
--	---	---	---	---	---	---	---

operation :


DEC

$(A) \leftarrow (A) - 1$

DEC Rn

Instruction length (bytes) : 1

Execution cycle: 1



operation : 0


0 DEC

$(Rn) - (Rn) - 1$

DEC direct

Instruction length (bytes) : 2

Execution cycle: 1



operation : 0


0 DEC

$(direct) - 0_{(direct)} - 1$

DEC @Ri

Instruction length (bytes) : 4

Execution cycle: 1



operation : DEC

$((Ri)) - 0_{((Ri))} - 1$

DIV AB

Function: division

Description: The bits in the unsigned integer are divided by the bits in the unsigned integer, and the quotient is placed in the register. Carry signs and overflow signs are cleared to zero.

Exception: if the register B is zero (That is, the divisor is 0), then execute DIV AB. After the instruction, the accumulator register B The value in is uncertain, and the overflow flag OV will be set. But in any case, the carry flag C will be cleared to zero.


For example : Assuming that the value of register B is $0FBH$ or $11111011B$, register A The value is 18 ($12H$ or $00010010B$), the accumulator is the

instruction: DIV AB

After execution, The value of the accumulator becomes $00001100B$ or $00010001B$, the value of the register becomes $00001100B$ or $00010001B$, it is exactly in line with $251 = 13 \times 17$. Both carry and overflow flags are cleared to zero.

Instruction length (bytes) : 4

Execution cycle: 1



operation : DIV
 $(A)_{16} \div (B)_{16} = (R_{16}) - (A)/(B)$

DJNZ <byte>, <rel-addr>

Function: Minus, 0 Then jump

Description: The instruction first subtracts the variable represented by the first operand, and if the result is not zero, it is transferred to the first operand. Execute at the address specified by the number. If the value of the first operand is zero, then reduce $PC - 1$. This instruction does not affect the flag bit. Calculation of the jump destination address: first add the value (that is, the first byte pointing to the next instruction). Then add the signed relative offset represented by the first operand to it.

PC

The represented operand can be register-addressable or directly addressable.

Note: If this instruction is used to modify the state on the output pin, then the data represented is the number output from the port.

According to what is obtained in the latch, instead of reading the pin directly.

For example :

Inside the hypothesis, the units are stored separately and then the instruction :

DINZ 40H, LABEL_1

DINZ 50H, LABEL_2

DINZ 60H, LABEL_3

After execution, the program will jump to the label

Executed at the place, and the corresponding unit becomes a

and

The reason for the jump was not executed because of the result that the jump condition is not met.

use

DINZ

Instructions can easily implement a specified number of cycles in the program, and in addition, one instruction can be used

Achieve a medium-length time delay (Machine cycle). Instruction sequence :

MOV R2,#8

TOGGLE: CPL P1.7

DINZ R2, TOGGLE

Will make

The level is flipped several times, thus generate a pulse, each pulse will last for a machine cycle ,

one of them

DINZ

Execution time of instruction , CPL

The execution time of the instruction.

One for

DINZ Rn, rel

Instruction length (bytes) ;

Execution cycle: ;

binary encoding :

		0	1	1	r	r	r		rel. address
--	--	---	---	---	---	---	---	--	--------------

operation :

DINZ

 $(PC) \leftarrow (PC) + 2$ $(Rn) \leftarrow (Rn) - 1$ IF $(Rn) > 0$ or $(Rn) < 0$

THEN

 $(PC) \leftarrow (PC) + rel$

DINZ direct, rel

Instruction length (bytes) ;

Execution cycle: ;

binary encoding :

			1	0	1	0	1		direct address		rel. address
--	--	--	---	---	---	---	---	--	----------------	--	--------------

operation :

1 DINZ

 $(PC) \leftarrow (PC) + 2$ $(direct) \leftarrow (direct) - 1$ IF $(direct) > 0$ or $(direct) < 0$

THEN

 $(PC) \leftarrow (PC) + rel$

INC <byte>

Function: plus 1

Description

The instruction will <byte>. The represented data is added. If the original value after addition becomes 00H, the instruction

Does not affect the flag position. Three addressing modes are supported: register addressing, direct addressing, and register indirect addressing. Note: If this instruction is used to modify the state on the output pin, then the data represented is the number output from the

According to the pins obtained in the latch, not directly read.

For example :

Suppose the contents of the register are stored in the unit and the unit respectively 00FH 07EH(01111110B), inside RAM 7E 7F

and 40H, then the instruction sequence:

INC @R0

INC R0

INC @R0

After execution, the contents of the register becomes 7FH and inside RAM of 7EH and 7FH. The content of the unit becomes

00H and 41H.

INCA

Instruction length (bytes) ;

Execution cycle: 1

binary encoding :

		0	0	0	0	1	0	0
--	--	---	---	---	---	---	---	---

operation : INC

 $(A) \rightarrow (A)+1$

INCRn

Instruction length (bytes) ;

Execution cycle: 1

binary encoding :

		0	0	1	r	r	r
--	--	---	---	---	---	---	---

operation : 0

0 INC

 $(Rn) \rightarrow (Rn)+1$

INC direct

Instruction length (bytes) ;

Execution cycle: 1

binary encoding :

			0	0	1	0	1	direct address
--	--	--	---	---	---	---	---	----------------

operation : 0

0 0 INC

 $(\text{direct}) \rightarrow (\text{direct})+1$

INC @Ri

Instruction length (bytes) ;

Execution cycle: 1

binary encoding :

		0	0	0	1	1	i
--	--	---	---	---	---	---	---

operation : INC

 $((Ri)) \rightarrow ((Ri))+1$

INC DPTR

Function: Data pointer plus ;

Description The implementation of this instruction will be described below. It should be noted that this is a 16-bit increment instruction, low byte

After that, it becomes, and at the same time it is carried into the high byte. This instruction does not affect the flag bit.

This instruction is the only 16-bit register increment instruction.

For example : hypothetical register and DPL. The contents are 12H and 0FEH, then the instruction sequence :

INCDPTR

INCDPTR

INCDPTR

After execution is complete, and DPL become 13H and 01H.

Instruction length (bytes) ;

Execution cycle: 2

binary encoding :

			0	1	0	0	1	1
--	--	--	---	---	---	---	---	---

operation : INC

 $(DPTR) \rightarrow (DPTR)+1$

JB bit, rel

Function: If the bit bit is 1, then jump to the specified address.

Description: If the bit data represented is 1, then jump to execute at the specified address; otherwise, continue to execute the next one.

The destination address of the jump is calculated as follows: The first byte of the instruction is the PC value, and then put the signed relative offset represented (the first part of the instruction) added to the PC value, and then put the signed relative offset represented (the first part of the instruction) added to the PC value, and then put the signed relative offset represented (the first part of the instruction) added to the PC value.

The value is the destination address. This instruction only tests the corresponding bit data, but does not change its value, and will not affect the flag position.

For example: Suppose the input data of the port is $0101010B$, the value of the accumulator is $01010110B$. Then the instruction:

JB P1.2, LABEL1

JB ACC. 2, LABEL2

Will cause the program to go to the label LABEL2 to execute.

Instruction length (bytes): 3

Execution cycle: 2

Binary encoding:

0	0	1	0	0	0	0	0	0	bit address	rel. address
---	---	---	---	---	---	---	---	---	-------------	--------------

operation: JB

(PC) ← (PC) + 3

IF (bit) = 1
THEN

(PC) ← (PC) + rel

JBC bit, rel

Function: If the bit bit is 1, then jump and clear it to zero.

Description: If the bit data represented is 1, then it is cleared to zero and jump to the specified address. If the bit data represented is 0, then continue to execute the next instruction.

The destination address of the jump is calculated as follows: The value of, so that it points to the first byte address of the next instruction, and then put the signed relative offset represented (the reference value is the destination address, and this operation will not affect the flag.

The signed relative offset represented (the reference value is the destination address, and this operation will not affect the flag. Add the first byte of the order) to it, the new one is the destination address.

Note: If this command is used to modify the state on the output pin, then the data represented is the number of outputs from the port latch, instead of reading the index directly. Suppose the content of the accumulator is $56H(01010110B)$, then the

For example: instruction sequence: JBC ACC. 3, LABEL1

JBC ACC. 2, LABEL2

Will cause the program to go to the label to execute, and the contents of the accumulator become $52H(01010010B)$.

Instruction length (bytes): 3

Execution cycle: 2

Binary encoding:

		0	1	0	0	0	0	0	bit address	rel. address
--	--	---	---	---	---	---	---	---	-------------	--------------

operation: JB⁰

(PC) ← (PC) + 3

IF (bit) = 1

THEN

(bit) ← 0

(PC) ← (PC) + rel

JC rel

Function: If the carry flag is, then jump . If the carry

Description flag is, then the program jumps to

rel Execute at the address represented; otherwise, continue to execute the following instruction

The destination address of the jump is calculated as follows: The value of PC so that it points to the instruction JC

The first address, and then put rel offset immediately represented (the first of the instruction Bytes) added to it , PC

The new value is the destination address. This operation will not affect the flag bit. PC

For example : Assuming that the carry flag is at this time, the instruction sequence : 0

JC LABEL1

CPL C

JC LABEL2

After execution is completed, the carry flag becomes and causes the program to jump to LABEL2 Go to execution.

the reference numeral 2

Instruction length (bytes) :

2

Execution cycle:

binary encoding :

		0	0	0	0	0	0	rel.address
--	--	---	---	---	---	---	---	-------------

operation : JC⁰

(PC) ←¹ (PC)+2

IF (C) = 1

THEN

(PC) ← (PC)+rel

JMP @A+DPTR

Function: Indirect jump

Description handle accumulator 8 Bits of unsigned data and

the values of the data pointers of the bits are added, and the sum is used as the next

The address of the instruction, transmitted to the program counter byte and data pointer DPH¹⁶ Accumulator

The content will not change. Does not affect any flags.

For example : Suppose the value in the accumulator is even (from the following sequence of instructions will cause the program to jump to the jump table

JMP_TBL.4 The strip AJMP

Execute one of the instructions :

MOV DPTR, #JMP_TBL

JMP @A+DPTR

JMP-TBL: AJMP LABEL0

AJMP LABEL1

AJMP LABEL2

AJMP LABEL3

If you start to execute the above instruction sequence, then the program will eventually jump to the label

Go to execution LABEL2

attention : AJMP Is a

2 Byte instruction, so in the jump table, the entry address of each jump instruction is different in turn

byte.

Instruction length (bytes) :

Execution cycle:

binary compilation code :

			1	0	0	0	1	1
--	--	--	---	---	---	---	---	---

operation : JMP

(PC) ←¹ (A)+¹ (DPTR)

JNB bit, rel

Function: If bit If the bit represented is not, then the bit

Description: if bit represented by the jump is, then it is transferred to rel Execute the address represented; otherwise, continue to execute the next instruction.

The destination address of the jump is calculated as follows: first add PC The value of, so that it points to the first byte address of the next instruction, and then p

rel The signed relative offset represented by (the first part Bytes) is added PC Go up, new one C The value is the destination

Mark the address. This instruction only tests the corresponding bit data, but does not change its value, and this

For example: operation will not affect the flag bit. Suppose the input data of the port is 11001010B. The value of the accumulator is 56H (01010110B). Then

the instruction sequence: JNB P1.3, LABEL1

JNB ACC. 3, LABEL2

Instruction length (bytes): After execution, the program will be transferred to the label for execution. LABEL2

Execution cycle: 3

binary encoding:

0	1	1	0	0	0	0	0	bit address	rel. address
---	---	---	---	---	---	---	---	-------------	--------------

operation: 0

0 JNB

(PC) ← (PC) + 3

IF (bit) = 0
THEN (PC) ← (PC) + rel

JNC rel

Function: If the carry flag is not, then jump . If the carry

Description: flag is, then the program jumps to rel Execute at the address represented; otherwise, continue to execute the following instruction

The destination address of the jump is calculated as follows: The value is added so that it points to the first byte of the instruction

The address of the instruction, and then put rel The signed relative offset represented (the first byte of the instruction) is added to 2

Go, new one PC The value is the destination address. This operation will not affect the flag bit.

For example: Assuming that the carry flag is at this time, the instruction sequence : 1

JNC LABEL1

CPL C

JNC LABEL2

After execution is completed, the carry flag becomes and causes the 0 LABEL2

Go to execution.

program to jump to the reference numeral 2

Instruction length (bytes): 2

Execution cycle: 2

binary encoding:

0	1	0	0	0	0	0	0	rel. address
---	---	---	---	---	---	---	---	--------------

operation: 1

0 JNC

(PC) ← (PC) + 2

IF (C) = 0
THEN (PC) ← (PC) + rel

JNZ rel

Function: If the content of the accumulator is not,

Description: then jump if the accumulator 1A For any one of them, then the program jumps to rel Execute at the address represented, if each bit

All for, continue to execute the next instruction. The destination address of the jump is calculated as follows: first add PC

Then add the signed relative offset (the first byte of the instruction) represented by it, and the new one rel PC value

That is the destination address. The value of the accumulator will not change during operation and will not affect the flag. Set the initial value of the accumulator to 00H, then the instruction sequence:

For example :

```
JNZ LABEL1
INC A
JNZ LAEEL2
```

After execution, the contents of the accumulator become, and the program will jump to the label to execute. 01H

Instruction length (bytes) :

LABEL2 2

Execution cycle:

binary encoding :

		1	1	0	0	0	0		rel. address
--	--	---	---	---	---	---	---	--	--------------

operation :

1

0 JNZ

(PC) ← (PC) + 2
(A) ≠ 0IF

THEN (PC) ← (PC) + rel

JZ rel

Function: If the content of the accumulator

Description is if the accumulator. For any one of them, then the program jumps to execute at the address represented, if each bit

All for, continue to execute the next instruction. The destination address of the jump is calculated as follows: first put

Then add the signed relative offset (the first byte of the instruction) represented by it, and the new one

That is the destination address. The value of the accumulator will not change during operation and will not affect the

For example : flag. Set the initial value of the accumulator to 01H, then the instruction sequence:

```
JZ LABEL1
DECA
JZ LAEEL2
```

After execution, the contents of the accumulator become, and the program will jump to the label to execute. 00H LABEL2

Instruction length (bytes) :

2

Execution cycle:

binary encoding :

		1	0	0	0	0	0		rel. address
--	--	---	---	---	---	---	---	--	--------------

operation :

1

JZ⁰

(PC) ← (PC) + 2

IF (A) = 0
THEN (PC) ← (PC) + rel

LCALL addr16

Function: Long

Description call LCALL

The subroutine at the address referred to. The value increases on that

LCALL The address of the next instruction, and then put the bit. The low and high bits are pressed into the stack in turn (the first byte and First), and at the same time add the stack pointer. the first byte of data of the low-byte instruction are loaded separately). 2,3

Then put the high-bit bytes and low-bit bytes in. The program is from the new PC Execution starts at the corresponding address. thus

DPH The subroutine can be located at any address of the program storage space. This operation does not affect the flag bit.

For example : The initial value of the stack pointer After the allocated program memory address is Then execute as follows is the following address the label 's instruction :


```
LCALL SUBRTN
```

The stack pointer inside RAM of 08H and 09H. The contents of the unit are and 01H and PC. The current becomes the value of 1234H.

Instruction length (bytes): 3

Execution cycle: 2

binary encoding :



operation :

0

0 LCALL

(PC) ← (PC) + 3

(SP) ← (SP) + 1

((SP)) ← (PC_{7:0})

(SP) ← (SP) + 1

((SP)) ← (PC_{15:8})

LJMP addr16

Function: Long jump

Description :

Unconditionally jump to execute the program at the address referred to. The first two bytes of the instruction are loaded into the upper byte of the program counter separately. Program renewal to the byte and the first value. Execution begins at the address. The destination address of this bit can be located at 16. Any address of the program storage space. This operation does not affect

Flag bit.

For example :

Hypothesis label. The allocated program memory address is located at the address. The instruction :


LJMP JMPADR

After execution is complete. The current value becomes

Instruction length (bytes): 3

Execution cycle: 2

binary encoding :



operation :

0

0 LJMP

(PC) ← addr_{15:0}

MOV <dest-byte> , <src-byte>

Function: Transfer the byte variable

Description to the first

The operand represents the contents of the byte. The destination is the first. Changing the source operand will not affect other registers and flags.

The instruction is by far the most flexible instruction used. The source operand and the destination operand are combined, and there are various addressing methods.

For example :

Inside Delta. The content of the unit is RAM40H. The content of the unit is 0CAH. The data is 11001010B (0CAH30H).

Then the instruction sequence :

MOV R0, #30H ; R0 ← 30H

MOV A, @R0 ; A ← 40H

MOV R1, A ; R1 ← 40H

MOV B, @R1 ; B ← 10H

MOV @R1, P1 ; RAM (40H) ← 0CAH

MOV P2, P1 ; P2 ← 0CAH

After the execution is complete, the register

The content is 40H. Accumulator and register B. The content is 10H. register B inside


Capacity 16H, RAM In 40H Unit and P2 The contents of the mouth are all

MOV A,Rn

Instruction length (bytes) ;

Execution cycle: 1

binary encoding :



operation : 1 MOV


(A) ← (Rn)

*MOV A,direct

Instruction length (bytes) ;

Execution cycle: 1

binary encoding :



operation : 1

1 MOV

(A) ← (direct)

MOV A,ACC

Is an invalid instruction.


attention :

MOV A,@Ri

Instruction length (bytes) ;

Execution cycle: 1

binary encoding :



operation : MOV

(A) ← ((Ri))

MOV A,#data

Instruction length (bytes) ;

Execution cycle: 1

binary encoding :



operation : MOV


(A) ← #data

MOV Rn,A

Instruction length (bytes) ;

Execution cycle: 1

binary encoding :



operation : 1 MOV


(Rn) ← (A)

MOV Rn,direct

Instruction length (bytes) ;

Execution cycle: 2

binary encoding :



operation : 0

1 MOV

(Rn) ← (direct)

MOV Rn,#data

Instruction length (bytes) ;

Execution cycle: 1

binary encoding :



operation : MOV

(Rn) ← #data

MOV direct,A

Instruction length (bytes) 2

Execution cycle: 1

binary encoding :

		1	1	0	1	0	1		direct address
--	--	---	---	---	---	---	---	--	----------------

operation :

1

1 MOV

(direct) – (A)

MOV direct, Rn

Instruction length (bytes) 2

Execution cycle: 2

binary encoding :

		0	0	1	r	r	r		direct address
--	--	---	---	---	---	---	---	--	----------------

operation :

0

1 MOV

(direct) – (Rn)

MOV direct, direct

Instruction length (bytes) 3

Execution cycle: 2

binary encoding :

1	0	0	0	0	1	0	1		dir. addr. (src)		dir. addr. (dest)
---	---	---	---	---	---	---	---	--	------------------	--	-------------------

operation :

MOV

(direct) – (direct)

MOV direct, @Ri

Instruction length (bytes) 2

Execution cycle: 2

binary encoding :

1	0	0	0	0	1	1	i		direct address
---	---	---	---	---	---	---	---	--	----------------

operation :

MOV

(direct) – ((Ri))

MOV direct, #data

Instruction length (bytes) 3

Execution cycle: 2

binary encoding :

		1	1	0	1	0	1		direct address		immediate data
--	--	---	---	---	---	---	---	--	----------------	--	----------------

operation :

1

0 MOV

(direct) – #data

MOV @Ri, A

Instruction length (bytes) 1

Execution cycle: 1

binary encoding :

	1	1	1	0	1	1	i
--	---	---	---	---	---	---	---

operation :

MOV

((Ri)) – (A)

MOV @Ri, direct

Instruction length (bytes) 2

Execution cycle: 2

binary encoding :

		1	0	0	1	1	i		direct address
--	--	---	---	---	---	---	---	--	----------------

operation :

0

1 MOV

((Ri)) – (direct)

MOV @Ri, #data

Instruction length (bytes) 2

Execution cycle: 1

binary encoding :

0	1	1	1	0	1	1	i		immediate data
---	---	---	---	---	---	---	---	--	----------------

operation : MOV
(Ri) ← #data

MOV <dest-bit>, <src-bit>

Function: The transfer bit variable

Description will <src-bit> Copy the represented booleans to <dest-bit>. In the specified data unit, there must be one of the two operands. One is a carry flag, while the other is a directly addressable bit. This instruction does not affect other

For example : registers and flags. Assuming that the data in the carry flag is, the data of port 1 is set to C1. The initial value is, port P3. Then the instruction sequence:

11000101B 35H(00110101B)⁰

MOV P1.3, C

MOV C, P3.3

MOV P1.2, C

After execution, the carry flag is cleared to zero, and the data of the port becomes 39H (00111001B).

MOV C, bit

Instruction length (bytes) : 2

Execution cycle: 1

binary encoding :

	0	1	0	0	0	1	0		bit address
--	---	---	---	---	---	---	---	--	-------------

operation : 1
MOV
(C) ← (bit)

MOV bit, C

Instruction length (bytes) : 2

Execution cycle: 2

binary encoding :

	0	0	1	0	0	1	0		bit address
--	---	---	---	---	---	---	---	--	-------------

operation : 1
MOV
(bit) ← (C)

MOV DPTR, #data 16

Function: The constant of the bit is stored in the data pointer to 16

Description The instruction will The bit constant is contained in the byte and word of the instruction. The bit constant is passed to the data pointer, and what is stored in it is. The high byte, and what is stored in it is. The low byte, not. Affect the flag.

This instruction is the only instruction that

For example : can move 16 bits of data at once.

Instruction: MOV DPTR, #1234H

The value of the immediate number is 1234H. Load into the data pointer register. The value is 34H.

Instruction length (bytes) : 3

Execution cycle: 2

binary encoding :

			1	0	0	0	0		immediate data15-8					immediate data7-0
--	--	--	---	---	---	---	---	--	--------------------	--	--	--	--	-------------------

operation : 0
1 MOV
(DPTR)⁰ ← #data_{15,0} #data_{7,0}
DPH DPL ← #data_{15,8}

MOVC A, @A+ <base-reg>

Function: Transfer the code byte data (constant data) in the program memory to the accumulator *A*

Description: **MOVC** Instructions transfer code bytes or constant bytes in the program memory to the accumulator. Of the transmitted data bytes
 The address is composed of unsigned bit data and bit base address register in the accumulator. The mode of the addition is generated and needs
 of. If before *PC* is the base address register, then the accumulator content is added to the address of the subsequent statement;
MOVC DPTR if it is the base address register, then the accumulator content is added to the address of the subsequent statement.
 When adding, the carry generated by the low bit will be passed to the high bit₈₀. This instruction does not affect the flag bit. *8*

For example: Assuming that the value of the accumulator is in between, the following subroutine will accumulate the accumulator *A* 0-4 *A*
 Convert the value in to use pseudo-instruction (set

Definition byte) One of the values defined:

REL-PC: INCA

MOVC A, @A+PC

RET

DB 66H

DB 77H

DB 88H

DB 99H

If the value of the accumulator before calling the subroutine is executing the subroutine, the value of the accumulator becomes 77H'

MOVC Before the instruction The command is set to cross during the look-up table. If and form of RET MOVC

The space is separated by multiple code bytes, so in order to read the table
 correctly, the corresponding number of bytes must be pre-added to the accumulator. *A*

MOVC A, @A+DPTR

Instruction length (bytes) 1

Execution cycle: 2

binary encoding :

			1	0	0	1	1
--	--	--	---	---	---	---	---

operation : 0

1 0 MOVC

(A) ← ((A)+(DPTR))

MOVC A, @A+PC

Instruction length (bytes) ;

Execution cycle: 2

binary encoding :

		0	1	0	0	0	1	1
--	--	---	---	---	---	---	---	---

operation : MOVC

(PC) ← ⁰(PC)+1

(A) ← ((A)+(PC))

MOVX <dest-byte> , <src-byte>

Function: External

Description: Instructions are used to transfer data between the accumulator and the external data memory. At the time the command is being
 already. The It is divided into two types, the difference between them is to access external data. The indirect address is *8*
 position is still *16* Bit of.

For the first type, the current working register bank and R1 Provide a bit address to the multiplexer for the outside

I/O Extended decoding or smaller array , RAM array ,

A high-bit address signal can be output on the port pin. **MOVX** Add output instructions before the instructions, for these

At this time, control can be applied to the port pin. For

the first type, it is generated by a data pointer *2* DPTR₁₆ The address of the bit in the output buffer of the port is sent

DPH When the content of the special function register maintains the original data. When accessing a larger data array ,

This method is more effective and fast, because no additional instructions are required to configure the output port. In some cases, two types of instructions can be mixed. Accessing large-capacity memory space, both

You can use the data pointer in DP0. The high byte of the output address on the port, you can also use a certain instruction first to put the high

bits and bytes are output from the port, and then used to address through or inter-address instruction.

Suppose there is an external memory with a time-sharing multiplexed address/data line , RAM 256B (Such as : of Int 8155 RAM capacity for

For example :

), the memory is connected to the port of P0. On port P3, the data that are used to RAM So
The required control signal. P0 is a general purpose input/output port, and P1, P2, P3, P4, P5, P6, P7 provide externally are

The data stored in the unit is 56H, Then the following sequence of instructions :

external MOVX

A, @R1 MOVX @R0,

A Transfer data 56H Copy to accumulator And external RAM of 12H In the unit.

MOVX A,@R1

Instruction length (bytes) ;

Execution cycle: 2

binary encoding :

	1	1	0	0	0	1	i
--	---	---	---	---	---	---	---

operation : MOVX

(A) ← ((R1))

MOVX A,@DPTR

Instruction length (bytes) ;

Execution cycle: 2

binary encoding :

		1	0	0	0	0	0
--	--	---	---	---	---	---	---

operation : 1

1 MOVX

(A) ← ((DPTR))

MOVX @Ri, A

Instruction length (bytes) ;

Execution cycle: 2

binary encoding :

	1	1	1	0	0	1	i
--	---	---	---	---	---	---	---

operation : MOVX

((R1)) ← (A)

MOVX @DPTR, A

Instruction length (bytes) : 1

Execution cycle: 2

binary encoding :

		1	1	0	0	0	0
--	--	---	---	---	---	---	---

operation : 1

1 MOVX

(DPTR) ← (A)

MULAB

Function: multiplication

Description This instruction can be used to implement accumulation of registers and bit integers in. The result is bit product of
The low bits are stored in the accumulator, while the high bits are left in the product register. If the product is greater than

Out of the flag; otherwise, the flag bit is cleared. When this instruction is executed, the carry flag is

always cleared to zero. Assuming that the initial value of the accumulator is, the initial value of the register B

For example :

MULAB

Get the product (3200H), So the register B The value becomes), the accumulator is cleared and overflows flag is set and the carry flag is cleared.

Instruction length (bytes) : 1

Execution cycle: 4

binary encoding :

1		1	0	0	1	0	0
---	--	---	---	---	---	---	---

operation : (A) ← 0_{7:0} (A) × (B)

(B)_{5:8}

NOP

Function: Empty operation

Description: Example : After this instruction is executed, subsequent instructions will not be executed. In addition to assuming that the expectation is in the port to be executed. Along with the low-level pulse is output on the NO.1 pin of the machine, which lasts for a period of time.

Cycle (precise). If you only use and SETB CLR Instruction sequence, the generated pulse is only one cycle.

Therefore, it is necessary to try to add an additional machine cycle. The required functions can be implemented in the following ways (a Break is not enabled) :

CLR P2.7

NOP

NOP

NOP

NOP

SETB P2.7

Instruction length (bytes) : 1

Execution cycle: 1

binary encoding :

		0	0	0	0	0	0
--	--	---	---	---	---	---	---

operation : 0

0 NOP

(PC) ← (PC)+1

ORL <dest-byte> , <src-byte>

Function: Logic or operation of a two-byte variable

Description : The instruction will be given by ORL The specified two-byte variable performs bit-by-bit logic or operation, and the result is

Stored in In the data unit represented. This operation does not affect the flag bit.

<dest-byte>

6

A When the source operand can be taken

The two operation arrays are combined to support multiple addressing methods. When the destination operand is an accumulator Use register addressing, direct addressing, register indirect addressing, or immediate addressing. When the destination operand adopts addressing , the source operand can be an accumulator or an immediate number.

Note: If this command is used to modify the state on the output pin, then the data represented is from the port <dest-byte>

Outputs the data obtained in the data latch, not the data read from the pin.

For example : Suppose the data in the accumulator is 0C3H (11000011B) register R0 The data in is 55H(01010101) , then the instruction:

ORL A, R0

After execution, the contents of the accumulator become. When the destination operand is directly addressing data bytes ,

ORL 0D7H(11010111B)

Instructions can be used to set each bit in any unit or hardware register to. Which bits will be set RAM 1 1

It is determined by the masked byte, which can be either a constant contained in the instruction or a constant during the operation of the

The value calculated in real time. Execute instructions:

ORL P1, #00110010B

After that, put Mouth of the first 45 \ 1 location.

ORLA, Rn

Instruction length (bytes) ;

Execution cycle: 1

binary encoding :

	1	0	0	0	1	r	r	r
--	---	---	---	---	---	---	---	---

operation : ORL

 $(A) \leftarrow (A) \vee (Rn)$

ORLA, direct

Instruction length (bytes) ;

Execution cycle: 1

binary encoding :

	1	0	0	0	0	1	0	1		direct address
--	---	---	---	---	---	---	---	---	--	----------------

operation : ORL

 $(A) \leftarrow (A) \vee (\text{direct})$

ORLA, @Ri

Instruction length (bytes) ;

Execution cycle: 1

binary encoding :

	1	0	0	0	0	1	1	i
--	---	---	---	---	---	---	---	---

operation : ORL

 $(A) \leftarrow (A) \vee ((Ri))$

ORLA, #data

Instruction length (bytes) ;

Execution cycle: 1

binary encoding :

	1	0	0	0	0	1	0	0		immediate data
--	---	---	---	---	---	---	---	---	--	----------------

operation : ORL

 $(A) \leftarrow (A) \vee \#data$

ORL direct, A

Instruction length (bytes) ;

Execution cycle: 1

binary encoding :

			0	0	0	1	0		direct address
--	--	--	---	---	---	---	---	--	----------------

operation :

0

0 ORL

 $(\text{direct}) \leftarrow (\text{direct}) \vee (A)$

ORL direct, #data

Instruction length (bytes) ;

Execution cycle: 2

binary encoding :

			0	0	0	1	1		direct address		immediate data
--	--	--	---	---	---	---	---	--	----------------	--	----------------

operation :

0

0 ORL

 $(\text{direct}) \leftarrow (\text{direct}) \vee \#data$

ORL C, <src-bit>

Function: The logic or operation

Description of a bit variable $\text{if } \langle \text{src-bit} \rangle$ If the bit variable represented is, the carry flag is set; otherwise, the current state of the carry flag is kept unchanged.

In assembly language, the "before the source operand" / "Means that the source operand is reversed and used, but the source operand itself does not change. When this instruction is executed, other flags are not affected.

For example : When the following sequence of instructions is executed, if and only if = OV When setting the carry flag :

$\text{C} \text{ P1.0} = \text{or ACC.7} = \text{or}$

MOV C, P1.0 ;LOAD CARRY WITH INPUT PIN P10
 ORL C, ACC. 7 ;OR CARRY WITH THE ACC. BIT 7
 ORL C, /OV ;OR CARRY WITH THE INVERSE OF OV

ORL C, bit

Instruction length (bytes) : 2

Execution cycle: 2

binary encoding :

	1	0	1	1	0	0	1	0		bit address
--	---	---	---	---	---	---	---	---	--	-------------

operation : ORL

(C) ← (C)^V (bit)

ORL C, /bit

Instruction length (bytes) : 2

Execution cycle: 2

binary encoding :

1	0	1	0	0	0	0	0	0		bit address
---	---	---	---	---	---	---	---	---	--	-------------

operation : ORL

(C) ← (C)^V ($\overline{\text{bit}}$)

POP direct

Function: Out of the stack

Description: Read the internal specified by the stack pointer. The content of the unit, the stack pointer is subtracted. Then, the read content is transmitted to the stack pointer. Go to the indicated storage unit (direct addressing method). This operation does not affect the flag bit.

For example : Set the initial value of the stack pointer to 32H. If 30H-32H The data of the unit are 20H, 23H and 01H, then

Internal execution instructions:

POP DPH

POP DPL

After that, the value of the stack pointer becomes 30H. The data pointer becomes 0123H. At this time the command : becomes POP SP

Will change the stack pointer to 20H.

Note: In this special case, when writing out-of-stack data (20H) Before, the stack pointer is reduced and then again With the writing, it becomes 20H.

Instruction length (bytes) : 2

Execution cycle: 2

binary encoding :

		0	1	0	0	0	0		direct address
--	--	---	---	---	---	---	---	--	----------------

operation : POP

(direct) ← ¹(SP)

(SP) ← (SP) - 1

PUSH direct

Function: Press stack

Description: The stack pointer is added first, and then the contents of the represented variable are copied to the internal specified by the stack pointer. Go to Yuanzhong. This operation does not affect the flag bit.

For example : When the program enters the interrupt service program, DPTR The value is 0123H. Then execute as follows the value of the stack pointer is the instruction sequence :

PUSH DPL

PUSH DPH

After that, the 0BH¹ and put the data 3H and 01H² Stored separately inside of 0AH and 0BH Storage order
stack pointer

Instruction length (bytes): becomes a meta pointer. 2 2

Execution cycle:
binary encoding :

		0 1	0	0	0	0	0	0	direct address
--	--	-----	---	---	---	---	---	---	----------------

operation : 1 PUSH
(SP) ← (SP) + 1
((SP)) ← (direct)

RET

Function: Return to execution from

Description subroutine RET The upper and lower bytes of the value are ejected from the stack, and the stack pointer is subtracted by 2. The program is formed from PC Execution begins at the address corresponding to the value. Under normal circumstances, the instruction and or

Used in conjunction. The execution of the change instruction does not affect

For example : the flag bit. Set the initial value of the stack pointer to 0BH and 0BH¹ The data in the storage unit are 23H and 01H²

Then the instruction:

RET

After execution, the stack pointer becomes 09H³ The program will start from 01H⁴ Execution continues at the address.

Instruction length (bytes): 1

Execution cycle: 2

binary encoding :

0	0	1	0	0	0	1	0
---	---	---	---	---	---	---	---

operation : RET
(PC_{15:8}) ← ((SP))
(SP) ← (SP) - 1
(PC_{15:8}) ← (PC_{15:8})
(SP) ← (SP) - 1

RETI

Function: Interrupt return

Description When this instruction is executed, it first pops the high and low bytes of the value, and then the recovery interrupt is enabled, ready to accept other interrupts. Will not be automatically restored. For other interrupts of the same priority, the stack pointer is reduced. Other registers are not affected. However, the program state does not revert to the state before the interrupt. The program will continue to generate the next instruction from the interrupt entry. RETI if there is a lower priority or the same priority, the execution will start at the address

level are waiting for processing, so they need to be executed before processing these waiting interrupts. PSW1 Set the initial value of the stack pointer to 0AH and 0BH¹ The contents of the sum unit are and 0AH 0BH 23H 01H² The interrupt is generated during the end of the instruction execution, and the instruction

RETI

After execution is completed, the stack pointer becomes, and the program continues to execute from the address after the interrupt return.

Instruction length (bytes): 2

Execution cycle:

binary encoding :

0	0	1	1	0	0	1	0
---	---	---	---	---	---	---	---

operation : RETI
 $(PC_{158}) - ((SP))$
 $(SP) - (SP) - 1$
 $(P_{10}C) - ((SP))$
 $(SP) - (SP) - 1$

RLA

Function: The data bits in the loop are shifted to the left to move the accumulator A

Description: Shift the content of the accumulator in A Move in place. The execution of this instruction does not affect the flag bit. 7
Example : the accumulator to the left by setting the accumulator to bit data, the bit of which is shifted to the left. 8 1 0 C5H

(

RLA

, And the flag position is not affected. 10001011B)

After execution, the contents of the accumulator become 8BH (C)

Instruction length (bytes) : 1

Execution cycle: 1

binary encoding :

		1	0	0	0	1	1
--	--	---	---	---	---	---	---

operation : 0

RL⁰ n = 0-6 $(A_{n+1}) - (A_n)$ $(A_0) - (A_7)$

RLCA

Function: With carry loop

Description: left shift accumulator The bit data and carry flag cycle to the left together. Move in the carry flag, the beginning of the carry flag

The initial state value is moved into place. This command does not affect other flags¹.

For example : Suppose the value of the accumulator is A_{0C5H} (11000101B), then the instruction:

RLCA

After execution, the data of the accumulator will be changed to A_{8BH} (10001011B), The carry flag is set.

Instruction length (bytes) : 1

Execution cycle: 1

binary encoding :

0	0	1	1	0	0	1	1
---	---	---	---	---	---	---	---

operation : RLC

 $(A_n + 1) - (A_n)$ n = 0-6 $(A_0) - (C)$ $(C) - (A_7)$

RRA

Function: Cycle

Description: the data bits of the accumulator to the right and move the data bits of the accumulator to the right, this instruction does not affect the flag bit.

For example : Set the content of the accumulator to A_{0C5H} (11000101B), then the instruction :

(

RRA

0E2H (C 11100010B), the flag position is not affected.

After execution, the content of the accumulator becomes

Instruction length (bytes) :

1

Execution cycle: 1

binary encoding :

		0	0	0	0	1	1
--	--	---	---	---	---	---	---

operation : 0

RR⁰

n = 0 - 6

 $(A_n) \leftarrow (A_{n+1})$ $(A_7) \leftarrow (A_0)$

RRC A

Function: Right shift with carry cycle

Description: The bit data of the accumulator and the carry flag cycle to the right together. The center of it is moved into the carry flag, and the beginning

The initial state value is moved into place. This instruction does not affect other flags.

For example: Assuming that the value of the accumulator is and the carry flag is, the instruction: 0C5H(11000101B) 0

RRC A

After execution, the data of the accumulator will be changed to, and the carry flag will be set. 62H(01100010B)

Instruction length (bytes): 1

Execution cycle: 1

binary encoding :

		0	1	0	0	1	1
--	--	---	---	---	---	---	---

operation : 0

0 RRC

n = 0 - 6

 $(A_{n+1}) \leftarrow (A_n)$ $(A_7) \leftarrow (C)$ $(C) \leftarrow (A_0)$

SETB <bit>

Function: Set

Description: The instruction can be placed in the corresponding position, and the object of its operation can be a carry flag or other straightConnect to the addressing bit. This instruction does not affect other flags.

For example: The carry flag is cleared to zero, and the output status of the port is 134H(00110100B), then the instruction:

SETB C

SETB P1.0

After execution, the carry flag becomes, and the output status of the port becomes 135H(00110101B)

SETB C

Instruction length (bytes): 2

Execution cycle: 1

binary encoding :

	1	0	1	0	0	1	1
--	---	---	---	---	---	---	---

operation : 1

SETB

 $(C) \leftarrow 1$

SETB bit

Instruction length (bytes): 2

Execution cycle: 1

binary encoding :

	1	0	1	0	0	1	0		bit address
--	---	---	---	---	---	---	---	--	-------------

operation : 1

SETB

 $(bit) \leftarrow 1$

SJMP rel

Function: Short jump

Description: The program unconditional jumps to the address shown to execute. The destination address is calculated as follows: First, the value is added and then the result is shifted left by one bit. Then the first byte of the instruction (ie the signed byte represented by the obtained new) is added to the current PC. Before the address, the byte and back byte. The destination address. Therefore, the range of the jump is the current instruction (that is, the instruction address corresponding to the label is located in the program memory) command:

For example: SJMP RELADR

SJMP RELADR

Located after compilation. When the instruction is executed, PC becomes 0100H. The value becomes 0100H. Therefore, the offset of the jump is 0102H. Note: In the above example, the address of the next instruction immediately after is 0102H. In addition, if the offset is 0FEH, then the composition is limited instructions.

Note: In the above example, the address of the next instruction immediately after is 0102H. In addition, if the offset is 0FEH, then the composition is limited instructions.


Note: In the above example, the address of the next instruction immediately after is 0102H. In addition, if the offset is 0FEH, then the composition is limited instructions.

0102H

Instruction length (bytes): 2

Execution cycle: 2

binary encoding:



operation: SJMP

PC() ← (PC)+2

(PC) ← (PC)+rel

SUBB A, <src-byte>

Function: Subtraction

Description: The instruction is subtracted from the accumulator. The carry flag of the byte variable represented, the result of the subtraction operation is placed in the accumulator. If the first place needs to be borrowed (borrowing), the carry flag will be set; before the instruction is executed, the carry flag has been set, which means that in the subtraction operation, the first bit is borrowed; but the first bit is not, or the first bit is borrowed, and the overflow flag is set.

When the multi-precision subtraction operation was performed earlier, a debit was generated. Therefore, when executing this instruction, the auxiliary carry flag will be set; if the first bit is borrowed; but the first bit is not, or the first bit is borrowed, and the overflow flag is set.

If during the subtraction operation, the first bit is borrowed, and the overflow flag is set.

If the first bit is not available, the overflow flag is set.

When performing a signed integer subtraction operation, if it is set, it means that a negative number is generated in the process of subtraction.

Or, in negative numbers, positive numbers are produced in the process of subtracting positive numbers.

The addressing methods supported by the source operand are: register addressing, direct addressing, register indirect addressing, and register indirect addressing with displacement.

The addressing methods supported by the source operand are: register addressing, direct addressing, register indirect addressing, and register indirect addressing with displacement.

For example: Set the value of the data in the accumulator to be 0C9H(11001001B) register R2 54H(01010100B) Carry sign C

Is set. Then the following instructions:

SUBB A, R2

After execution, the data of the accumulator becomes 74H(01110100B) Carry sign CAC

The output flag is set.

C

attention: Minus should be, but in the above calculation, since before the instruction is executed, carry 54H 75H SUBB

The flag has been set, so the final result still needs to be subtracted from the carry flag to obtain it. Therefore, if the order is in progress

Before the precision or multi-precision subtraction operation, the status of the carry flag is unknown, then the instruction should be used before the precision or multi-precision subtraction operation, the status of the carry flag is unknown, then the instruction should be used before the precision or multi-precision subtraction operation, the status of the carry flag is unknown, then the instruction should be used


The flag is cleared to zero. C

SUBB A, Rn

Instruction length (bytes): 1

Execution cycle: 1

binary encoding:



operation: SUBB

(A) ← (A) - (C) - (Rn)

SUBB A, direct

Instruction length (bytes) : 2

Execution cycle: 1

binary encoding :

			1	1	0	0	1	0	1		direct address
--	--	--	---	---	---	---	---	---	---	--	----------------

operation : 0 SUBB

(A) ← (A) - (C) - (direct)

SUBB A, @Ri

Instruction length (bytes) : 1

Execution cycle: 1

binary encoding :

			1	1	0	1	1	i
--	--	--	---	---	---	---	---	---

operation : 0 0 SUBB

(A) ← (A) - (C) - ((Ri))

SUBB A, #data

Instruction length (bytes) : 2

Execution cycle: 1

binary encoding :

			1	1	0	1	0	0		immediate data
--	--	--	---	---	---	---	---	---	--	----------------

operation : 0 0 SUBB

(A) ← (A) - (C) - #data

SWAP A

Function: Exchange the high and low nibs of the accumulator

Description : The command puts the accumulator bit and high 4 bit (bit bit₇₋₄) Data is exchanged. Actually

Instructions can also be regarded as cyclic instructions for bits. This

For example : instruction does not affect the flag bit. Set the content of the accumulator to 0C5H

(11000101B)

then the instruction: SWAP A

After execution, the contents of the accumulator become 5CH (01011100B)

Instruction length (bytes) : 1

Execution cycle: 1

binary encoding :

1	1	0	0	0	1	0	0
---	---	---	---	---	---	---	---

operation : SWAP

(A)₃₋₀ ↔ (A)₇₋₄

XCH A, <byte>

Function: Exchange the contents of the accumulator and byte variables

Description : The instruction will write <byte> into the accumulator. The contents of the specified byte variable are loaded into the accumulator, and the old contents of the accumulator are loaded into the specified byte variable. The addressing method allowed for the source and destination operands in the instruction is

Addressing, direct addressing, and register indirect addressing.

For example : Set the content as the address R0 20H. The value of 3FH (00111111B) inside RAM of 20H. Content of the unit the accumulator is 75H (01110101B). Then the instruction:

XCH A, @R0

After execution, the data of the internal unit becomes RAM 20H

, The content of the accumulator becomes 3FH (00111111B)


75H(01110101B)*

XCH A, Rn


Instruction length (bytes) ;

Execution cycle: 1

binary encoding :



operation : XCH




XCH A, direct


Instruction length (bytes) 2

Execution cycle: 1

binary encoding :



operation : XCH




XCH A, @Ri

Instruction length (bytes) ;

Execution cycle: 1

binary encoding :



operation : XCH



XCHD A, @Ri

Function: Exchange accumulator and the low bit of the data in the corresponding unit₄

Description : The instruction will be the lower nibble (bit) of the accumulator content

Code) and indirect addressing, usually hexa

The interior of RAM The data of the unit is exchanged, and the respective high half characters (bits) are exchanged. In addition, the instruction

Does not affect the flag

For example : position. Set and save the address 20H The content of the 36H (00110110B)* inside RAM of 20H Unit storage

The data accumulator is 75H (01110101B)* Then the instruction :

XCHD A, @R0

After execution, the internal RAM 20H The content of the unit becomes , The content of the accumulator becomes 76H (01110110B)

35H(00110101B)*


Instruction length (bytes) ;

Execution cycle: 1

binary encoding :



operation : XCHD



XRL <dest-byte>, <src-byte>

Function: Logical xor of byte variables

Description : XRL The instruction will <dest-byte> and <src-byte>

The represented byte variables perform logical XOR operations bit by bit, and the results are

<dest-byte> In the byte variable represented. This instruction does not affect the flag bit.

The two operands are combined to support a total of three addressing methods: when the destination operand is an accumulator, the source operand can be register-addressed or directly found. Address, register indirect addressing, and immediate number addressing; when the destination operand is directly addressable data, the source operand can be an accumulator or an immediate number.

Note: If this command is used to modify the state on the output pin, then the data represented is from the port

dest-byte

For example: Outputs the data obtained in the data latch, not the data read from the pin.

If the contents of the accumulator and register are respectively 0C3H (11000011B) and 0AAH (10101010B), then the instruction:

XRL A, R0

After execution, the contents of the accumulator become 69H (01101001B). When

the destination operand is directly addressable byte data, this instruction can put each of any unit or register

RAM

The bit is reversed. Which specific bits will be reversed will be determined during operation. Instruction:

XRL P1, #00110001B The position of the mouth 45

0 is reversed.

After execution, P1

XRL A, Rn


Instruction length (bytes) 1

Execution cycle: 1

binary encoding:

0	1	1	0	1	r	r	r
---	---	---	---	---	---	---	---

operation: XRL



XRL A, direct

Instruction length (bytes) 2

Execution cycle: 1

binary encoding:

0	1	1	0	0	1	0	1	direct address
---	---	---	---	---	---	---	---	----------------

operation: XRL



XRL A, @Ri


Instruction length (bytes) 1

Execution cycle: 1

binary encoding:

0	1	1	0	0	1	1	i
---	---	---	---	---	---	---	---

operation: XRL



XRL A, #data


Instruction length (bytes) 2

Execution cycle: 1

binary encoding:

0	1	1	0	0	1	0	0	immediate data
---	---	---	---	---	---	---	---	----------------

operation: XRL



XRL direct, A

Instruction length (bytes) 2

Execution cycle: 1

binary encoding:

0	1	1	0	0	0	1	0	direct address
---	---	---	---	---	---	---	---	----------------

operation : XRL

(direct) ← (direct)



(A)

XRL, direct, #data

Instruction length (bytes) : 3

Execution cycle: 2

binary encoding :

0	1	1	0	0	0	0	1	1		direct address		immediate data
---	---	---	---	---	---	---	---	---	--	----------------	--	----------------

operation : XRL

(direct) ← (direct)



#data

10.4 Detailed instructions (English)

ACALL addr11

Function: Absolute Call

Description :

ACALL unconditionally calls a subroutine located at the indicated address. The instruction increments the PC twice to obtain the address of the following instruction, then pushes the 16-bit result onto the stack (low-order byte first) and increments the Stack Pointer twice.

The destination address is obtained by successively concatenating the five high-order bits of the incremented PC opcode bits 7-5, and the second byte of the instruction. The subroutine called must therefore start within the same 2K block of the program memory as the first byte of the instruction following ACALL. No flags are affected.

Example:

Initially SP equals 07H. The label "SUBRTN" is at program memory location 0345H. After executing the instruction,

ACALL SUBRTN

at location 0123H, SP will contain 09H, internal RAM locations 08H and 09H will contain 25H and 01H, respectively, and the PC will contain 0345H.

2

Bytes:

2

Cycles:

Encoding:

		A8	1	0	0	0	1		A7	A6	A5	A4	A3	A2	A1	A0
--	--	----	---	---	---	---	---	--	----	----	----	----	----	----	----	----

Operation:

A9

A10 ACALL

(PC) ← (PC) + 2

(SP) ← (SP) + 1

((SP)) ← (PC_{7:5})

(SP) ← (SP) + 1

((SP)) ← (PC_{10:0}) ← page address

ADD A, <src-byte>

Function: Add

Description:

ADD adds the byte variable indicated to the Accumulator, leaving the result in the Accumulator. The

carry and auxiliary-carry flags are set, respectively, if there is a carry-out from bit 7 or bit 3, and

cleared otherwise. When adding unsigned integers, the carry flag indicates an overflow occurred.

OV is set if there is a carry-out of bit 6 but not out of bit 7, or a carry-out of bit 7 but not bit 6;

otherwise OV is cleared. When adding signed integers, OV indicates a negative number produced as

the sum of two positive operands, or a positive sum from two negative operands.

Four source operand addressing modes are allowed: register, direct register-indirect, or immediate.

The Accumulator holds 0C3H(1100011B) and register 0 holds 0AAH (10101010B). The instruction,

Example:

ADD A, R0

will leave 6DH (01101101B) in the Accumulator with the AC flag cleared and both the carry flag and

OV set to 1.

ADD A, Rn

Bytes: 1

Cycles: 1

Encoding:

		1	0	1	r	r	r
--	--	---	---	---	---	---	---

Operation: ADD

$(A) \leftarrow (A^0) + (Rn)$

ADD A, direct

Bytes: 2

Cycles: 1

Encoding:

		0	0	1	0	1		direct address
--	--	---	---	---	---	---	--	----------------

Operation: ADD

$(A) \leftarrow (A^0) + (\text{direct})$

ADD A, @Ri

Bytes: 1

Cycles: 1

Encoding:

		1	0	0	1	1	i
--	--	---	---	---	---	---	---

Operation: ADD

$(A) \leftarrow (A^0) + ((Ri))$

ADD A, #data

Bytes: 2

Cycles: 1

Encoding:

		1	0	0	1	0	0		immediate data
--	--	---	---	---	---	---	---	--	----------------

Operation: ADD

$(A) \leftarrow (A^0) + \#data$

ADDC A, <src-byte>

Function: Add with Carry

Description:

ADDC simultaneously adds the byte variable indicated, the Carry flag and the Accumulator, leaving

the result in the Accumulator. The carry and auxiliary-carry flags are set, respectively, if there is a

carry-out from bit 7 or bit 3, and cleared otherwise. When adding unsigned integers, the carry flag

indicates an overflow occurred.

OV is set if there is a carry-out of bit 6 but not out of bit 7, or a carry-out of bit 7 but not out of bit 6;

otherwise OV is cleared. When adding signed integers, OV indicates a negative number produced as

the sum of two positive operands or a positive sum from two negative operands.

Four source operand addressing modes are allowed: register, direct, register-indirect, or immediate.

Example:

The Accumulator holds 0C3H(1100011B) and register 0 holds 0AAH (10101010B) with the Carry.

The instruction,

ADDC A,R0

will leave 6EH (01101110B) in the Accumulator with the AC flag cleared and both the carry flag and

OV set to 1.

ADDC A, Rn**Bytes:**

1

Cycles:

1

Encoding:

0	0	1	1	1	r	r	r
---	---	---	---	---	---	---	---

Operation:

ADDC

$$(A) \leftarrow (A) + (C) + (Rn)$$
ADDC A, direct**Bytes:**

2

Cycles:

1

Encoding:

			1	0		1	0	1		direct address
--	--	--	---	---	--	---	---	---	--	----------------

Operation:

ADDC

$$(A) \leftarrow (A^{010}) + (C) + (\text{direct})$$
ADDC A, @Ri**Bytes:**

1

Cycles:

1

Encoding:

			1	0	0	1	1	i
--	--	--	---	---	---	---	---	---

Operation:

ADDC

$$(A) \leftarrow (A^{01}) + (C) + ((Ri))$$
ADDC A, #data**Bytes:**

2

Cycles:

1

Encoding:

			1	0	0	1	0	0		immediate data
--	--	--	---	---	---	---	---	---	--	----------------

Operation:

ADDC

$$(A) \leftarrow (A^{01}) + (C) + \#data$$
AJMP addr11**Function:**

Absolute Jump

Description:

AJMP transfers program execution to the indicated address, which is formed at run-time by concatenating the high-order five bits of the PC (after incrementing the PC twice), opcode bits 7-5, and the second byte of the instruction. The destination must therefore be within the same 2K block of program memory as the first byte of the instruction following AJMP.

Example:

The label "JMPADR" is at program memory location 0123H. The instruction,

AJMP JMPADR

is at location 0345H and will load the PC with 0123H.

Bytes:

2

Cycles:

2

Encoding:

A10	A9	A8	0	0	0	0	1		A7	A6	A5	A4	A3	A2	A1	A0
-----	----	----	---	---	---	---	---	--	----	----	----	----	----	----	----	----

Operation:

AJMP

(PC) ← (PC) + 2

(PC_{10:0}) ← page address

ANL <dest-byte>, <src-byte>

Function: Logical-AND for byte variables

Description: ANL performs the bitwise logical-AND operation between the variables indicated and stores the results in the destination variable. No flags are affected.

The two operands allow six addressing mode combinations. When the destination is the Accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the source can be the Accumulator or immediate data.

Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch not the input pins.

Example: If the Accumulator holds 0C3H (11000011B) and register 0 holds 55H (01010101B) then the instruction,

```
ANL A,R0
```

will leave 41H (01000011B) in the Accumulator.

When the destination is a directly addressed byte, this instruction will clear combinations of bits in any RAM location or hardware register. The mask byte determining the pattern of bits to be cleared would either be a constant contained in the instruction or a value computed in the Accumulator at run-time.

The instruction,

```
ANL Pl, #01110011B
```

will clear bits 7, 3, and 2 of output port 1.


ANL A, Rn

Bytes: 1

1

Cycles: 1

Encoding:



Operation:

0

ANL A (Rn)

(A) ← (A)

ANL A, direct

Bytes: 2

2

Cycles: 1

1

Encoding:



Operation:

0

ANL A (direct)

(A) ← (A)

ANL A, @Ri


Bytes: 1

1

Cycles: 1

1

Encoding:



Operation:

0

ANL A ((Ri))

(A) ← (A)

ANL A, #data

Bytes: 2

2

Cycles: 1

1

Encoding:



Operation:

ANL


 $(A) \leftarrow (A) \wedge \#data$

ANL direct, A

Bytes: 2

Cycles: 1

Encoding:



Operation:

ANL

 $(direct) \leftarrow (direct) \wedge (A)$

ANL direct, #data

Bytes: 3

Cycles: 2

Encoding:



Operation:

ANL

 $(direct) \leftarrow (direct) \wedge \#data$

ANL C, <src-bit>

Function:

Logical-AND for bit variables

Description:

If the Boolean value of the source bit is a logical 0 then clear the carry flag; otherwise leave the carry

flag in its current state. A slash ("/") preceding the operand in the assembly language indicates that

the logical complement of the addressed bit is used as the source value, *but the source bit itself is not**affected*. No other flags are affected.

Only direct addressing is allowed for the source operand.

Example:

Set the carry flag if, and only if, P1.0 = 1, ACC. 7 = 1, and OV = 0:

MOV C, P1.0 ; LOAD CARRY WITH INPUT PIN STATE

ANL C, ACC. 7 ; AND CARRY WITH ACCUM. BIT. 7


ANL C, /OV ;AND WITH INVERSE OF OVERFLOW FLAG

ANL C, bit

Bytes: 2

Cycles: 2

Encoding:



Operation:

1

ANL


 $\wedge (bit)$ $(C) \leftarrow (C)$

ANL C, /bit

Bytes: 2

Cycles: 2

Encoding:



Operation:

ANL

 $(C) \leftarrow (C) \wedge (\overline{bit})$

CJNE <dest-byte>, <src-byte>, rel

Function:

Compare and Jump if Not Equal

Description:

CJNE compares the magnitudes of the first two operands, and branches if their values are not

equal. The branch destination is computed by adding the signed relative-displacement in the last instruction byte to the PC, after incrementing the PC to the start of the next instruction. The carry flag is set if the unsigned integer value of <dest-byte> is less than the unsigned integer value of <src-byte>; otherwise, the carry is cleared. Neither operand is affected.

The first two operands allow four addressing mode combinations: the Accumulator may be compared with any directly addressed byte or immediate data, and any indirect RAM location or working register can be compared with an immediate constant.

Example: The Accumulator contains 34H. Register 7 contains 56H. The first instruction in the sequence,

```

CJNE R7,#60H, NOT_EQ
;
; R7 = 60H.
NOT_EQ: JC          REQ_LOW      ; IF R7 < 60H.
; R7 > 60H.
;

```

sets the carry flag and branches to the instruction at label NOT-EQ. By testing the carry flag, this instruction determines whether R7 is greater or less than 60H.

If the data being presented to Port 1 is also 34H, then the instruction,

```

WAIT: CJNE A,P1,WAIT

```

clears the carry flag and continues with the next instruction in sequence, since the Accumulator does equal the data read from P1. (If some other value was being input on P1, the program will loop at this point until the P1 data changes to 34H.)

CJNE A, direct, rel

Bytes: 3

Cycles: 2

Encoding:

		1	1	0	1	0	1		direct address		rel. address
--	--	---	---	---	---	---	---	--	----------------	--	--------------

Operation:

0

1 (PC) ← (PC) + 3

IF (A) <> (direct)
THEN

(PC) ← (PC) + relative offset

IF (A) < (direct)

THEN

(C) ← 1

ELSE

(C) ← 0

CJNE A, #data, rel

Bytes: 3

Cycles: 2

Encoding:

		1	1	0	1	0	0		immediate data		rel. address
--	--	---	---	---	---	---	---	--	----------------	--	--------------

Operation:

0

1 (PC) ← (PC) + 3

IF (A) <> (data)
THEN

(PC) ← (PC) + relative offset

IF (A) < (data)

THEN

(C) ← 1

ELSE


(C) – 0

CJNE Rn, #data, rel

Bytes: 3

Cycles: 2

Encoding:



Operation:

0

1 (PC) – (PC) + 3

IF (Rn) <> (data)
THEN

(PC) – (PC) + relative offset

IF (Rn) < (data)

THEN

(C) – 1

ELSE


(C) – 0

CJNE @Ri, #data, rel

Bytes: 3

Cycles: 2

Encoding:



Operation:

0

1 (PC) – (PC) + 3

IF (Ri) <> (data)
THEN

(PC) – (PC) + relative offset

IF (Ri) < (data)

THEN

(C) – 1

ELSE

(C) – 0

CLR A

Function: Clear Accumulator

Description:

The Accumulator is cleared (all bits set on zero). No flags are affected.

Example:

The Accumulator contains 5CH (01011100B). The instruction,


CLR A

will leave the Accumulator set to 00H (00000000B).

Bytes: 1

Cycles: 1

Encoding:



Operation:

CLR

(A) – 0

CLR bit

Function: Clear bit

Description:

The indicated bit is cleared (reset to zero). No other flags are affected. CLR can operate on the

carry flag or any directly addressable bit.

Example: Port 1 has previously been written with 5DH (01011101B). The instruction, CLR P1.2 will leave the port set to 59H (01011001B).

CLR C

Bytes: 1
Cycles: 1

Encoding:

1	1	0	0	0	0	1	1
---	---	---	---	---	---	---	---

Operation: CLR
(C) ← 0

CLR bit

Bytes: 2
Cycles: 1

Encoding:

	1	0	0	0	0	1	0		bit address
--	---	---	---	---	---	---	---	--	-------------

Operation: CLR
(bit) ← 0

CPLA

Function: Complement Accumulator

Description: Each bit of the Accumulator is logically complemented (one's complement). Bits which previously contained a one are changed to a zero and vice-versa. No flags are affected.

Example: The Accumulator contains 5CH(01011100B). The instruction, CPLA will leave the Accumulator set to 0A3H (10100011B).

Bytes: 1
Cycles: 1

Encoding:

1	1	1	1	0	1	0	0
---	---	---	---	---	---	---	---

Operation: CPL

(A) ← \bar{A}

CPL bit

Function: Complement bit

Description: The bit variable specified is complemented. A bit which had been a one is changed to zero and vice-versa. No other flags are affected. CLR can operate on the carry or any directly addressable bit.

Note: When this instruction is used to modify an output pin, the value used as the original data will be read from the output data latch, not the input pin.

Example: Port 1 has previously been written with 5BH(01011011B). The instruction, CPL P1.1 will leave the port set to 5DH(01011101B).

CPL C

Bytes: 1

Cycles: 1

Encoding:

1	0	1	1	0	0	1	1
---	---	---	---	---	---	---	---

Operation: CPL

(C) ← \bar{C}

CPL bit

Bytes: 2

Cycles: 1

Encoding:

1	0	1	1	0	0	1	0		bit address
---	---	---	---	---	---	---	---	--	-------------

Operation: CPL

(bit) ← \overline{bit}

DAA

Function: Decimal-adjust Accumulator for Addition

Description:

DAA adjusts the eight-bit value in the Accumulator resulting from the earlier addition of two variables (each in packed-BCD format), producing two four-bit digits. Any ADD or ADDC instruction may have been used to perform the addition.

If Accumulator bits 3-0 are greater than nine (xxxx1010-xxxx1111), or if the AC flag is one, six is added to the Accumulator producing the proper BCD digit in the low-order nibble. This internal addition would set the carry flag if a carry-out of the low-order four-bit field propagated through all high-order bits, but it would not clear the carry flag otherwise.

If the carry flag is now set or if the four high-order bits now exceed nine (1010xxxx- 1111xxxx), these high-order bits are incremented by six, producing the proper BCD digit in the high-order nibble. Again, this would set the carry flag if there was a carry-out of the high-order bits, but **wouldn't clear the carry. The carry flag thus indicates if the sum of the original two BCD variables is greater than 100, allowing multiple precision decimal addition. OV is not affected.**

All of this occurs during the one instruction cycle. Essentially, this instruction performs the decimal conversion by adding 00H, 06H, 60H, or 66H to the Accumulator, depending on initial Accumulator and PSW conditions.

Note: DAA cannot simply convert a hexadecimal number in the Accumulator to BCD notation, nor does DAA apply to decimal subtraction.

Example:

The Accumulator holds the value 56H(01010110B) representing the packed BCD digits of the decimal number 56. Register 3 contains the value 67H (01100111B) representing the packed BCD digits of the decimal number 67. The carry flag is set. The instruction sequence.

ADDCA,R3

DA

A

will first perform a standard twos-complement binary addition, resulting in the value 0BEH (10111110) in the Accumulator. The carry and auxiliary carry flags will be cleared.

The Decimal Adjust instruction will then alter the Accumulator to the value 24H (00100100B), indicating the packed BCD digits of the decimal number 24, the low-order two digits of the decimal sum of 56,67, and the carry-in. The carry flag will be set by the Decimal Adjust instruction, indicating that a decimal overflow occurred. The true sum 56, 67, and 1 is 124.

BCD variables can be incremented or decremented by adding 01H or 99H. If the Accumulator initially holds 30H (representing the digits of 30 decimal), then the instruction sequence,

ADD A, #99H

DA
A

will leave the carry set and 29H in the Accumulator, since $30+99=129$. The low-order byte of the sum can be interpreted to mean $30 - 1 = 29$.

Bytes: 1

Cycles: 1

Encoding:

1	1	0	1	0	1	0	0
---	---	---	---	---	---	---	---

Operation:

DA

-contents of Accumulator are BCD

IF $[(A_{3:0}) > 9] \vee [(AC) = 1]$

THEN $(A_{3:0}) - (A_{3:0}) + 6$

AND

IF $[(A_{7:4}) > 9] \vee [(C) = 1]$

THEN $(A_{7:4}) - (A_{7:4}) + 6$

DEC byte

Function: Decrement

Description:

The variable indicated is decremented by 1. An original value of 00H will underflow to 0FFH.

No flags are affected. Four operand addressing modes are allowed: accumulator, register, direct, or register-indirect.

Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.

Example:

Register 0 contains 7FH (01111111B). Internal RAM locations 7EH and 7FH contain 00H and

40H, respectively. The instruction sequence,

DEC @R0

DEC R0

DEC @R0

will leave register 0 set to 7EH and internal RAM locations 7EH and 7FH set to 0FFH and 3FH.

DEC A

Bytes: 1

Cycles: 1

Encoding:

	0	0	1	0	1	0	0
--	---	---	---	---	---	---	---

Operation:

DEC

$(A) - (A) - 1$

DEC Rn

Bytes: 1
Cycles: 1
Encoding:

		0	1	1	r	r	r
--	--	---	---	---	---	---	---

Operation: 0

0 DEC
(Rn) -- (Rn) - 1
DEC direct

Bytes: 2
Cycles: 1
Encoding:

			1	0	1	0	1		Direct address
--	--	--	---	---	---	---	---	--	----------------

Operation: 0

0 DEC
(direct) -- (direct) - 1
DEC @Ri

Bytes: 1
Cycles: 1
Encoding:

		0	0	1	0	1	1	i
--	--	---	---	---	---	---	---	---

Operation: DEC

((Ri)) -- ((Ri)) - 1

DIV AB

Function: Divide
Description: DIV AB divides the unsigned eight-bit integer in the Accumulator by the unsigned eight-bit integer in register B. The Accumulator receives the integer part of the quotient; register B receives the integer remainder. The carry and OV flags will be cleared.
Exception: if B had originally contained 00H, the values returned in the Accumulator and B-register will be undefined and the overflow flag will be set. The carry flag is cleared in any case.
Example: The Accumulator contains 251(0FBH or 11111011B) and B contains 18(12H or 00010010B). The instruction,

DIV AB

will leave 13 in the Accumulator (0DH or 00001101B) and the value 17 (11H or 00010001B) in B, since $251 = (13 \times 18) + 17$. Carry and OV will both be cleared.

Bytes: 1
Cycles: 4
Encoding:

1	0	0	0	0	1	0	0
---	---	---	---	---	---	---	---

Operation: DIV
$$(A)_{8:0} \leftarrow (B)_{7:0} \backslash (A)$$

DJNZ <byte>, <rel-addr>

Function: Decrement and Jump if Not Zero
Description: DJNZ decrements the location indicated by 1, and branches to the address indicated by the second operand if the resulting value is not zero. An original value of 00H will underflow to 0FFH. No flags are affected. The branch destination would be computed by adding the signed

relative-displacement value in the last instruction byte to the PC, after incrementing the PC to the first byte of the following instruction.

The location decremented may be a register or directly addressed byte.

Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.

Example: Internal RAM locations 40H, 50H, and 60H contain the values 01H, 70H, and 15H, respectively.

The instruction sequence,

DJNZ 40H, LABEL_1

DJNZ 50H, LABEL_2

DJNZ 60H, LABEL_3

will cause a jump to the instruction at label LABEL_2 with the values 00H, 6FH, and 15H in the three RAM locations. The first jump was not taken because the result was zero.

This instruction provides a simple way of executing a program loop a given number of times, or for adding a moderate time delay (from 2 to 512 machine cycles) with a single instruction. The instruction sequence,

MOV R2,#8

TOGGLE: CPL P1.7

DJNZ R2, TOGGLE

will toggle P1.7 eight times, causing four output pulses to appear at bit 7 of output Port 1.

Each pulse will last three machine cycles; two for DJNZ and one to alter the pin.

DJNZ Rn, rel

Bytes: 2

Cycles: 2

Encoding:

		0	1	1	r	r	r		rel. address
--	--	---	---	---	---	---	---	--	--------------

Operation:

1

1 DJNZ

$(PC) \leftarrow (PC) + 2$
(Rn) 1

(Rn) --
IF (Rn) > 0 or (Rn) < 0

THEN

$(PC) \leftarrow (PC) + \text{rel}$

DJNZ direct, rel

Bytes: 3

Cycles: 2

Encoding:

			1	0	1	0	1		direct address		rel. address
--	--	--	---	---	---	---	---	--	----------------	--	--------------

Operation:

1 DJNZ

$(PC) \leftarrow (PC) + 2$

(direct) -- (direct) - 1

IF (direct) > 0 or (direct) < 0

THEN

$(PC) \leftarrow (PC) + \text{rel}$

INC <byte>

Function: Increment

Description: INC increments the indicated variable by 1. An original value of 0FFH will overflow to 00H.No

flags are affected. Three addressing modes are allowed: register, direct, or register-indirect.

Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.

Example:

Register 0 contains 7EH (01111110B). Internal RAM locations 7EH and 7FH contain 0FFH and 40H, respectively. The instruction sequence,

INC @R0

INC R0

INC @R0

will leave register 0 set to 7FH and internal RAM locations 7EH and 7FH holding (respectively) 00H and 41H.

INC A

Bytes: 1

Cycles: 1

Encoding:

	0	0	0	0	1	0	0
--	---	---	---	---	---	---	---

Operation: INC

$(A) \leftarrow (A)+1$

INC Rn

Bytes: 1

Cycles: 1

Encoding:

		0	0	1	r	r	r
--	--	---	---	---	---	---	---

Operation: 0 INC

0 INC

$(Rn) \leftarrow (Rn)+1$

INC direct

Bytes: 2

Cycles: 1

Encoding:

		0	0	1	0	1			direct address
--	--	---	---	---	---	---	--	--	----------------

Operation: 0

0 0 INC

$(\text{direct}) \leftarrow (\text{direct})+1$

INC @Ri

Bytes: 1

Cycles: 1

Encoding:

		0	0	0	1	1	i
--	--	---	---	---	---	---	---

Operation: INC

$((Ri)) \leftarrow ((Ri)) + 1$

INC DPTR

Function: Increment Data Pointer

Description:

Increment the 16-bit data pointer by 1. A 16-bit increment (modulo 2_{16}) is performed; an overflow of the low-order byte of the data pointer (DPL) from 0FFH to 00H will increment the high-order-byte (DPH). No flags are affected.

This is the only 16-bit register which can be incremented.

Example:

Register DPH and DPL contains 12H and 0FEH, respectively. The instruction sequence,

IINC DPTR

INC DPTR

INC DPTR

will change DPH and DPL to 13H and 01H.

Bytes: 1

Cycles: 2

Encoding:

	0	1	0	0	0	1	1
--	---	---	---	---	---	---	---

Operation:

1

INC -- (DPTR) + 1
(DPTR)

JB bit, rel

Function: Jump if Bit set

Description:

If the indicated bit is a one, jump to the address indicated; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the third instruction byte to the PC, after incrementing the PC to the first byte of the next instruction.

The bit tested is not modified. No flags are affected

Example: The data present at input port 1 is 11001010B. The Accumulator holds 56 (01010110B). The instruction sequence,

JB P1.2, LABEL1

JB ACC. 2, LABEL2

will cause program execution to branch to the instruction at label LABEL2.

Bytes: 3

Cycles: 2

Encoding:

		1	0	0	0	0	0		bit address		rel address
--	--	---	---	---	---	---	---	--	-------------	--	-------------

Operation:

JB⁰
 $(PC) \leftarrow (PC) + 3$

IF (bit) = 1

THEN

 $(PC) \leftarrow (PC) + \text{rel}$

JBC bit, rel

Function: Jump if Bit is set and Clear bit

Description:

If the indicated bit is one, branch to the address indicated; otherwise proceed with the next instruction. *The bit will not be cleared if it is already a zero.* The branch destination is computed by adding the signed relative-displacement in the third instruction byte to the PC, after incrementing the PC to the first byte of the next instruction. No flags are affected.

Note: When this instruction is used to test an output pin, the value used as the original data will be read from the output data latch, not the input pin.

Example: The Accumulator holds 56H (01010110B). The instruction sequence,

JBC ACC. 3, LABEL1


JBC ACC. 2, LABEL2

will cause program execution to continue at the instruction identified by the label LABEL2, with the Accumulator modified to 52H (01010010B).

Bytes: 3

Cycles: 2

Encoding:



Operation:

JB⁰ $(PC) \leftarrow^0 (PC) + 3$

IF (bit) = 1

THEN

 $(bit) \leftarrow 0$ $(PC) \leftarrow (PC) + rel$ **JC rel**

Function:

Jump if Carry is set

Description:

If the carry flag is set, branch to the address indicated; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the second instruction byte to the PC, after incrementing the PC twice. No flags are affected.

Example:

The carry flag is cleared. The instruction sequence,

JC LABEL1

CPL C

JC LABEL2

will set the carry and cause program execution to continue at the instruction identified by the label LABEL2.


Bytes:

2

Cycles:

2

Encoding:



Operation:

JC⁰ $(PC) \leftarrow^1 (PC) + 2$

IF (C) = 1

THEN

 $(PC) \leftarrow (PC) + rel$ **JMP @A+DPTR**

Function:

Jump indirect

Description:

Add the eight-bit unsigned contents of the Accumulator with the sixteen-bit data pointer, and load the resulting sum to the program counter. This will be the address for subsequent instruction

fetches. Sixteen-bit addition is performed (modulo

): a carry-out from the low-order

eight bits propagates through the higher-order bits. Neither the Accumulator nor the Data Pointer is altered. No flags are affected.

Example:

An even number from 0 to 6 is in the Accumulator. The following sequence of instructions will branch to one of four AJMP instructions in a jump table starting at JMP_TBL:

MOV DPTR, #JMP_TBL

JMP @A+DPTR

JMP-TBL: AJMP LABEL0

AJMP LABEL1

AJMP LABEL2

AJMP LABEL3

If the Accumulator equals 04H when starting this sequence, execution will jump to label

LABEL2. Remember that AJMP is a two-byte instruction, so the jump instructions start at every

other address.

Bytes: 1

Cycles: 2

Encoding:

0	1	1	1	0	0	1	1
---	---	---	---	---	---	---	---

Operation:

JMP

(PC) ← (A) + (DPTR)

JNB bit, rel

Function: Jump if Bit is not set

Description:

If the indicated bit is a zero, branch to the indicated address; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the third instruction byte to the PC, after incrementing the PC to the first byte of the next instruction.

The bit tested is not modified. No flags are affected.

Example:

The data present at input port 1 is 11001010B. The Accumulator holds 56H (01010110B). The instruction sequence,

JNB P1.3, LABEL1

JNB ACC. 3, LABEL2

will cause program execution to continue at the instruction at label LABEL2.

Bytes: 3

Cycles: 2

Encoding:

		1	1	0	0	0	0		bit address		rel. address
--	--	---	---	---	---	---	---	--	-------------	--	--------------

Operation:

0

0 JNB

(PC) ← (PC) + 3

IF (bit) = 0

THEN (PC) ← (PC) + rel

JNC rel

Function: Jump if Carry not set

Description:

If the carry flag is a zero, branch to the address indicated; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the second instruction byte to the PC, after incrementing the PC twice to point to the next instruction. The carry flag is not modified.

Example:

The carry flag is set. The instruction sequence,

JNC LABEL1

CPL C

JNC LABEL2


will clear the carry and cause program execution to continue at the instruction identified by the

label LABEL2.

Bytes: 2

Cycles: 2

Encoding:



Operation:

1

0 JNC

 $(PC) \leftarrow (PC) + 2$

IF (C) = 0

THEN (PC) \leftarrow (PC) + rel

JNZ rel

Function: Jump if Accumulator Not Zero

Description:

If any bit of the Accumulator is a one, branch to the indicated address; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the second instruction byte to the PC, after incrementing the PC twice.

The Accumulator is not modified. No flags are affected.

Example:

The Accumulator originally holds 00H. The instruction sequence,

JNZ LABEL1

INC A


JNZ LAEEL2

will set the Accumulator to 01H and continue at label LABEL2.

Bytes: 2

Cycles: 2

Encoding:



Operation:

1

0 JNZ

 $(PC) \leftarrow (PC) + 2$ (A) \neq 01FTHEN (PC) \leftarrow (PC) + rel

JZ rel

Function: Jump if Accumulator Zero

Description:

If all bits of the Accumulator are zero, branch to the address indicated; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the second instruction byte to the PC, after incrementing the PC twice.

The Accumulator is not modified. No flags are affected.

Example:

The Accumulator originally contains 01H. The instruction sequence,

JZ LABEL1

DECA

JZ LAEEL2

will change the Accumulator to 00H and cause program execution to continue at the instruction

identified by the label LABEL2.

Bytes: 2

Cycles: 2

Encoding:

		1	0	0	0	0	0			rel. address
--	--	---	---	---	---	---	---	--	--	--------------

Operation:

1

JZ^0

$(PC) \leftarrow (PC) + 2$

IF (A) = 0
THEN (PC) $\leftarrow (PC) + \text{rel}$

LCALL addr16

Function: Long call

Description: LCALL calls a subroutine located at the indicated address. The instruction adds three to the program counter to generate the address of the next instruction and then pushes the 16-bit result onto the stack (low byte first), incrementing the Stack Pointer by two. The high-order and low-order bytes of the PC are then loaded, respectively, with the second and third bytes of the LCALL instruction. Program execution continues with the instruction at this address. The subroutine may therefore begin anywhere in the full 64K-byte program memory address space. No flags are affected.

Example: Initially the Stack Pointer equals 07H. The label "SUBRTN" is assigned to program memory location 1234H. After executing the instruction,

```
LCALL SUBRTN
```

at location 0123H, the Stack Pointer will contain 09H, internal RAM locations 08H and 09H will contain 26H and 01H, and the PC will contain 1234H.

Bytes: 3

Cycles: 2

Encoding:

		0	1	0	0	1	0			addr15-addr8						addr7-addr0
--	--	---	---	---	---	---	---	--	--	--------------	--	--	--	--	--	-------------

Operation:

0 LCALL

$(PC) \leftarrow (PC) + 3$

$(SP) \leftarrow (SP) + 1$

$((SP)) \leftarrow (PC_{7:0})$

$(SP) \leftarrow (SP) + 1$

$((SP)) \leftarrow (PC_{15:8})$

$((SP)) \leftarrow (PC_{addr_{15:0}})$

LJMP addr16

Function: Long Jump

Description: LJMP causes an unconditional branch to the indicated address, by loading the high-order and low-order bytes of the PC (respectively) with the second and third instruction bytes. The destination may therefore be anywhere in the full 64K program memory address space. No flags are affected.

Example: The label "JMPADR" is assigned to the instruction at program memory location 1234H. The instruction,

```
LJMP JMPADR
```

at location 0123H will load the program counter with 1234H.

Bytes: 3

Cycles: 2

Encoding:

		0	0	0	0	1	0		addr15-addr8		addr7-addr0
--	--	---	---	---	---	---	---	--	--------------	--	-------------

Operation:

0

0 LJMP

(PC) ← addr_{15,0}

MOV <dest-byte>, <src-byte>

Function:

Move byte variable

Description:

The byte variable indicated by the second operand is copied into the location specified by the first operand. The source byte is not affected. No other register or flag is affected.

This is by far the most flexible operation. Fifteen combinations of source and destination addressing modes are allowed.

Example:

Internal RAM location 30H holds 40H. The value of RAM location 40H is 10H. The data present at input port 1 is 11001010B (0CAH).

MOV R0, #30H ; R0 ← 30H

MOVA, @R0 ; A ← 40H

MOV R1, A ; R1 ← 40H

MOV B, @R1 ; B ← 10H

MOV @RI, P1 ; RAM(40H) ← 0CAH

MOV P2, P1 ; P2 ← 0CAH

leaves the value 30H in register R0, 40H in both the Accumulator and register R1, 10H in register B, and 0CAH(11001010B) both in RAM location 40H and output on port 2.

MOV A,Rn

Bytes:

1

Cycles:

1

Encoding:

	1	1	0	1	r	r	r
--	---	---	---	---	---	---	---

Operation:

1 MOV

(A) ← (Rn)

*MOV A,direct

Bytes:

2

Cycles:

1

Encoding:

1	1	1	0	0	1	0	1		direct address
---	---	---	---	---	---	---	---	--	----------------

Operation:

MOV

(A) ← (direct)

*MOV A, ACC is not a valid instruction.

MOV A,@Ri

Bytes:

1

Cycles:

1

Encoding:

	1	1	0	0	1	1	i
--	---	---	---	---	---	---	---

Operation:

MOV

(A) ← ((Ri))

MOV A,#data

Bytes:

2

Cycles:

1

Encoding:

0	1	1	1	0	1	0	0		immediate data
---	---	---	---	---	---	---	---	--	----------------

Operation:

MOV


(A) -- #data

MOV Rn, A

Bytes: 1

Cycles: 1

Encoding:



Operation: 1 MOV


(Rn) -- (A)

MOV Rn, direct

Bytes: 2

Cycles: 2

Encoding:



Operation: 0


1 MOV

MOV Rn, #data

Bytes: 2

Cycles: 1

Encoding:



Operation: MOV


(Rn) -- #data

MOV direct, A

Bytes: 2

Cycles: 1

Encoding:



Operation: 1


1 MOV

MOV direct, Rn

Bytes: 2

Cycles: 2

Encoding:



Operation: 0

1 MOV

(direct) -- (Rn)

MOV direct, direct

Bytes: 3

Cycles: 2

Encoding:



Operation: MOV


(direct) --⁰ (direct)

MOV direct, @Ri

Bytes: 2

Cycles: 2

Encoding:



Operation: 0

1 MOV

(direct) -- ((Ri))

MOV direct, #data

Bytes: 3

Cycles: 2

		1	1	0	1	0	1		direct address		immediate data
--	--	---	---	---	---	---	---	--	----------------	--	----------------

Operation: 1

0 MOV

(direct) ← #data

MOV @Ri, A

Bytes: 1

Cycles: 1

		1	1	1	0	1	1	i
--	--	---	---	---	---	---	---	---

Operation: MOV

((Ri)) ← (A)

MOV @Ri, direct

Bytes: 2

Cycles: 2

		1	0	0	1	1	i		direct address
--	--	---	---	---	---	---	---	--	----------------

Operation: 0

1 MOV

((Ri)) ← (direct)

MOV @Ri, #data

Bytes: 2

Cycles: 1

		1	1	0	1	1	i		immediate data
--	--	---	---	---	---	---	---	--	----------------

Operation: 1

0 MOV

((Ri)) ← #data

MOV <dest-bit>, <src-bit>

Function: Move bit data

Description:

The Boolean variable indicated by the second operand is copied into the location specified by the first operand. One of the operands must be the carry flag; the other may be any directly addressable bit. No other register or flag is affected.

Example:

The carry flag is originally set. The data present at input Port 3 is 11000101B. The data previously written to output Port 1 is 35H (00110101B).

MOV P1.3, C

MOV C, P3.3

MOV P1.2, C

will leave the carry cleared and change Port 1 to 39H (00111001B).

MOV C, bit

Bytes: 2

Cycles: 1

		0	1	0	0	0	1	0		bit address
--	--	---	---	---	---	---	---	---	--	-------------

Operation: 1

MOV

(C) ← (bit)

MOV bit, C

Bytes: 2

Cycles: 2

1	0	0	1	0	0	1	0		bit address
---	---	---	---	---	---	---	---	--	-------------

Operation: MOV
(bit) ← (C)

MOV DPTR, #data 16

Function: Load Data Pointer with a 16-bit constant

Description: The Data Pointer is loaded with the 16-bit constant indicated. The 16-bit constant is loaded into the second and third bytes of the instruction. The second byte (DPH) is the high-order byte, while the third byte (DPL) holds the low-order byte. No flags are affected.

This is the only instruction which moves 16 bits of data at once.

Example: The instruction,
MOV DPTR, #1234H
will load the value 1234H into the Data Pointer: DPH will hold 12H and DPL will hold 34H.

Bytes: 3

Cycles: 2

Encoding:

			1	0	0	0	0	0		immediate data 15-8		immediate data 7-0
--	--	--	---	---	---	---	---	---	--	---------------------	--	--------------------

Operation:

1 MOV
(DPTR)⁰ ← #data_{15,0} #data_{7,0}
DPH DPL ← #data_{15,8}

MOVC A, @A+ <base-reg>

Function: Move Code byte

Description: The MOVC instructions load the Accumulator with a code byte, or constant from program memory. The address of the byte fetched is the sum of the original unsigned eight-bit Accumulator contents and the contents of a sixteen-bit base register, which may be either the Data Pointer or the PC. In the latter case, the PC is incremented to the address of the following instruction before being added with the Accumulator; otherwise the base register is not altered. Sixteen-bit addition is performed so a carry-out from the low-order eight bits may propagate through higher-order bits. No flags are affected.

Example: A value between 0 and 3 is in the Accumulator. The following instructions will translate the value in the Accumulator to one of four values defined by the DB (define byte) directive.

```
REL-PC: INC A

MOVC A, @A+PC
RET
DB 66H
DB 77H
DB 88H
DB 99H
```

If the subroutine is called with the Accumulator equal to 01H, it will return with 77H in the Accumulator. The INC A before the MOVC instruction is needed to "get around" the RET instruction above the table. If several bytes of code separated the MOVC from the table, the corresponding number would be added to the Accumulator instead.

MOVC A, @A+DPTR

Bytes: 1

Cycles:	2									
Encoding:	<table border="1"><tr><td></td><td></td><td></td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr></table>				1	0	0	1	1	
			1	0	0	1	1			
Operation:	0									
	1 0 MOVX									
MOVX A,@A+PC	(A) ← ((A)+(DPTR))									
Bytes:	1									
Cycles:	2									
Encoding:	<table border="1"><tr><td></td><td></td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr></table>			0	1	0	0	0	1	1
		0	1	0	0	0	1	1		
Operation:	MOVX									
	(PC) ← ⁰ (PC)+1									
	(A) ← ((A)+(PC))									

MOVX <dest-byte> , <src-byte>

Function:	Move External
Description:	<p>The MOVX instructions transfer data between the Accumulator and a byte of external data memory, hence the "X" appended to MOV. There are two types of instructions, differing in whether they provide an eight-bit or sixteen-bit indirect address to the external data RAM.</p> <p>In the first type, the contents of R0 or R1 in the current register bank provide an eight-bit address multiplexed with data on P0. Eight bits are sufficient for external I/O expansion decoding or for a relatively small RAM array. For somewhat larger arrays, any output port pins can be used to output higher-order address bits. These pins would be controlled by an output instruction preceding the MOVX.</p> <p>In the second type of MOVX instruction, the Data Pointer generates a sixteen-bit address. P2 outputs the high-order eight address bits (the contents of DPH) while P0 multiplexes the low-order eight bits (DPL) with data. The P2 Special Function Register retains its previous contents while the P2 output buffers are emitting the contents of DPH. This form is faster and more efficient when accessing very large data arrays (up to 64K bytes), since no additional instructions are needed to set up the output ports.</p> <p>It is possible in some situations to mix the two MOVX types. A large RAM array with its high-order address lines driven by P2 can be addressed via the Data Pointer, or with code to output high-order address bits to P2 followed by a MOVX instruction using R0 or R1.</p> <p>An external 256 byte RAM using multiplexed address/data lines (e. g., an Intel 8155 RAM/I/O/Timer) is connected to the 8051 Port 0. Port 3 provides control lines for the external RAM. Ports 1 and 2 are used for normal I/O. Registers 0 and 1 contain 12H and 34H. Location 34H of the external RAM holds the value 56H. The instruction sequence,</p> <pre>MOVX A, @R1 MOVX @R0, A</pre> <p>copies the value 56H into both the Accumulator and external RAM location 12H.</p>
Example:	

MOVX A,@Ri									
Bytes:	1								
Cycles:	2								
Encoding:	<table border="1"><tr><td></td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>i</td></tr></table>		1	1	0	0	0	1	i
	1	1	0	0	0	1	i		
Operation:	MOVX								
	(A) ← ((Ri))								

MOVX A,@DPTR

Bytes: 1

Cycles: 2

Encoding:

		1	0	0	0	0	0
--	--	---	---	---	---	---	---

Operation:

1 1 MOVX

(A) ← ((DPTR))**MOVX @Ri, A**

Bytes: 1

Cycles: 2

Encoding:

	1	1	1	0	0	1	i
--	---	---	---	---	---	---	---

Operation:

MOVX

((Ri)) ← (A)**MOVX @DPTR, A**

Bytes: 1

Cycles: 2

Encoding:

		1	1	0	0	0	0
--	--	---	---	---	---	---	---

Operation:

1

1 MOVX

(DPTR) ← (A)**MUL AB****Function:** Multiply**Description:**

MUL AB multiplies the unsigned eight-bit integers in the Accumulator and register B. The low-order byte of the sixteen-bit product is left in the Accumulator, and the high-order byte in B. If the product is greater than 255 (0FFH) the overflow flag is set; otherwise it is cleared. The carry flag is always cleared.

Example: Originally the Accumulator holds the value 80 (50H). Register B holds the value 160 (0A0H).

The instruction,

MUL AB

will give the product 12,800 (3200H), so B is changed to 32H (00110010B) and the Accumulator is cleared. The overflow flag is set, carry is cleared.

Bytes: 1

Cycles: 4

Encoding:

1	0	1	0	0	1	0	0
---	---	---	---	---	---	---	---

Operation:

(A) ← $_{7:0}$ **(A)** × **(B)****(B)** ← $_{15:8}$ **NOP****Function:** No Operation**Description:**

Execution continues at the following instruction. Other than the PC, no registers or flags are affected.

Example: It is desired to produce a low-going output pulse on bit 7 of Port 2 lasting exactly 5 cycles. A

simple SETB/CLR sequence would generate a one-cycle pulse, so four additional cycles must be inserted. This may be done (assuming no interrupts are enabled) with the instruction sequence.

CLR P2.7

NOP

NOP

NOP

NOP

SETB P2.7

1

Bytes:

1

Cycles:

Encoding:

		0	0	0	0	0	0
--	--	---	---	---	---	---	---

Operation:

0

0 NOP

(PC) ← (PC)+1

ORL <dest-byte> , <src-byte>**Function:** Logical-OR for byte variables**Description:**

ORL performs the bitwise logical-OR operation between the indicated variables, storing the results in the destination byte. No flags are affected.

The two operands allow six addressing mode combinations. When the destination is the Accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the source can be the Accumulator or immediate data.

Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.

Example: If the Accumulator holds 0C3H (11000011B) and R0 holds 55H (01010101B) then the instruction,

ORL A, R0

will leave the Accumulator holding the value 0D7H (11010111B).

When the destination is a directly addressed byte, the instruction can set combinations of bits in any RAM location or hardware register. The pattern of bits to be set is determined by a mask byte, which may be either a constant data value in the instruction or a variable computed in the Accumulator at run-time. The instruction,

ORL P1, #00110010B

will set bits 5,4, and 1 of output Port 1.

ORL A, Rn

Bytes:

1

Cycles:

1

Encoding:

	1	0	0	0	1	r	r	r
--	---	---	---	---	---	---	---	---

Operation:

ORL

 $(A) \leftarrow (A) \vee (Rn)$ **ORL A, direct**

Bytes:

2

Cycles:

1

Encoding:

	1	0	0	0	0	1	0	1		direct address
--	---	---	---	---	---	---	---	---	--	----------------

Operation:

ORL

 $(A) \leftarrow (A) \vee (\text{direct})$ **ORL A, @Ri**

Bytes: 1

Cycles: 1

Encoding:

	1	0	0	0	0	1	1	i
--	---	---	---	---	---	---	---	---

Operation:

ORL

 $(A) \leftarrow (A) \vee ((Ri))$

ORL A, #data

Bytes: 2

Cycles: 1

Encoding:

	1	0	0	0	0	1	0	0	immediate data
--	---	---	---	---	---	---	---	---	----------------

Operation:

ORL

 $(A) \leftarrow (A) \vee \#data$

ORL direct, A

Bytes: 2

Cycles: 1

Encoding:

			0	0	0	1	0	direct address
--	--	--	---	---	---	---	---	----------------

Operation:

0

0 ORL

 $(direct) \leftarrow (direct) \vee (A)$

ORL direct, #data

Bytes: 3

Cycles: 2

Encoding:

			0	0	0	1	1	direct address		immediate data
--	--	--	---	---	---	---	---	----------------	--	----------------

Operation:

0

0 ORL

 $(direct) \leftarrow (direct) \vee \#data$

ORL C, <src-bit>

Function: Logical-OR for bit variables

Description:

Set the carry flag if the Boolean value is a logical 1; leave the carry in its current state otherwise.

A slash ("/") preceding the operand in the assembly language indicates that the logical

complement of the addressed bit is used as the source value, but the source bit itself is not

affected. No other flags are affected.

Example:

Set the carry flag if and only if P1.0 = 1, ACC. 7 = 1, or OV = 0:

MOV C, P1.0 ;LOAD CARRY WITH INPUT PIN P10

ORL C, ACC. 7 ;OR CARRY WITH THE ACC. BIT 7

ORL C, /OV ;OR CARRY WITH THE INVERSE OF OV

ORL C, bit

Bytes: 2

Cycles: 2

Encoding:

	1	0	1	1	0	0	1	0	bit address
--	---	---	---	---	---	---	---	---	-------------

Operation:

ORL

 $(C) \leftarrow (C) \vee (bit)$

ORL C, /bit

Bytes: 2

Cycles: 2

Encoding:

1	0	1	0	0	0	0	0	bit address
---	---	---	---	---	---	---	---	-------------

Operation: ORL

(C) ← (C) ^V (\overline{bct})

POP direct

Function: Pop from stack

Description: The contents of the internal RAM location addressed by the Stack Pointer is read, and the Stack Pointer is decremented by one. The value read is then transferred to the directly addressed byte indicated. No flags are affected.

Example: The Stack Pointer originally contains the value 32H, and internal RAM locations 30H through 32H contain the values 20H, 23H, and 01H, respectively. The instruction sequence,
POP DPH
POP DPL
will leave the Stack Pointer equal to the value 30H and the Data Pointer set to 0123H. At this point the instruction,
POP SP
will leave the Stack Pointer set to 20H. Note that in this special case the Stack Pointer was decremented to 2FH before being loaded with the value popped (20H).

Bytes: 2

Cycles: 2

Encoding:

		0	1	0	0	0	0		direct address
--	--	---	---	---	---	---	---	--	----------------

Operation:

POP

(direct) ← ¹(SP)

(SP) ← (SP) - 1

PUSH direct

Function: Push onto stack

Description: The Stack Pointer is incremented by one. The contents of the indicated variable is then copied into the internal RAM location addressed by the Stack Pointer. Otherwise no flags are affected.

Example: On entering an interrupt routine the Stack Pointer contains 09H. The Data Pointer holds the value 0123H. The instruction sequence,
PUSH DPL
PUSH DPH
will leave the Stack Pointer set to 0BH and store 23H and 01H in internal RAM locations 0AH and 0BH, respectively.

Bytes: 2

Cycles: 2

Encoding:

		0	1	0	0	0	0		direct address
--	--	---	---	---	---	---	---	--	----------------

Operation:

1 PUSH

(SP) ← (SP) + 1

((SP)) ← (direct)

RET

Function: Return from subroutine

Description: RET pops the high- and low-order bytes of the PC successively from the stack, decrementing the Stack Pointer by two. Program execution continues at the resulting address, generally the instruction immediately following an ACALL or LCALL. No flags are affected.

Example: The Stack Pointer originally contains the value 0BH. Internal RAM locations 0AH and 0BH contain the values 23H and 01H, respectively. The instruction,
RET
will leave the Stack Pointer equal to the value 09H. Program execution will continue at location 0123H.

Bytes: 1

Cycles: 2

Encoding:

0	0	1	0	0	0	1	0
---	---	---	---	---	---	---	---

Operation:

RET

$(PC_{15:8}) \leftarrow ((SP))$

$(SP) \leftarrow (SP) - 1$

$(PC_{7:0}) \leftarrow (PC_{7:0}(SP))$

$(SP) \leftarrow (SP) - 1$

RETI

Function: Return from interrupt

Description: RETI pops the high- and low-order bytes of the PC successively from the stack, and restores the interrupt logic to accept additional interrupts at the same priority level as the one just processed. The Stack Pointer is left decremented by two. No other registers are affected; the PSW is not automatically restored to its pre-interrupt status. Program execution continues at the resulting address, which is generally the instruction immediately after the point at which the interrupt request was detected. If a lower- or same-level interrupt had been pending when the RETI instruction is executed, that one instruction will be executed before the pending interrupt is processed.

Example: The Stack Pointer originally contains the value 0BH. An interrupt was detected during the instruction ending at location 0122H. Internal RAM locations 0AH and 0BH contain the values 23H and 01H, respectively. The instruction,
RETI
will leave the Stack Pointer equal to 09H and return program execution to location 0123H.

Bytes: 1

Cycles: 2

Encoding:

0	0	1	1	0	0	1	0
---	---	---	---	---	---	---	---

Operation:

RETI

$(PC_{15:8}) \leftarrow ((SP))$

$(SP) \leftarrow (SP) - 1$

$(P_{7:0}C) \leftarrow ((SP))$

$(SP) \leftarrow (SP) - 1$

RLA

Function: Rotate Accumulator Left

Description: The eight bits in the Accumulator are rotated one bit to the left. Bit 7 is rotated into the bit 0 position. No flags are affected.

Example: The Accumulator holds the value 0C5H (11000101B). The instruction, RLA leaves the Accumulator holding the value 8BH (10001011B) with the carry unaffected.

Bytes: 1

Cycles: 1

Encoding:

0	0	1	0	0	0	1	1
---	---	---	---	---	---	---	---

Operation: RL

$$(A_{n+1} \dots A_n) \leftarrow (A_n \dots A_0) \leftarrow (A_7 \dots A_0)$$

$$n = 0-6$$

RLCA

Function: Rotate Accumulator Left through the Carry flag

Description: The eight bits in the Accumulator and the carry flag are together rotated one bit to the left. Bit 7 moves into the carry flag; the original state of the carry flag moves into the bit 0 position. No other flags are affected.

Example: The Accumulator holds the value 0C5H (11000101B), and the carry is zero. The instruction, RLC A leaves the Accumulator holding the value 8BH (10001011B) with the carry set.

Bytes: 1

Cycles: 1

Encoding:

0	0	1	1	0	0	1	1
---	---	---	---	---	---	---	---

Operation: RLC

$$(A_{n+1} \dots A_0) \leftarrow (A_n \dots A_0) \leftarrow (A_7 \dots A_0) \leftarrow (C)$$

$$n = 0-6$$

RR A

Function: Rotate Accumulator Right

Description: The eight bits in the Accumulator are rotated one bit to the right. Bit 0 is rotated into the bit 7 position. No flags are affected.

Example: The Accumulator holds the value 0C5H (11000101B). The instruction, RRA leaves the Accumulator holding the value 0E2H (1100010B) with the carry unaffected.

Bytes: 1

Cycles: 1

Encoding:

		0	0	0	0	1	1
--	--	---	---	---	---	---	---

Operation: RRA

$$RR^0$$

$$n = 0-6$$

$$(A_n) \leftarrow (A_{n+1})$$

$$(A_7) \leftarrow (A_0)$$

RRC A

Function: Rotate Accumulator Right through the Carry flag

Description: The eight bits in the Accumulator and the carry flag are together rotated one bit to the right. Bit 0 moves into the carry flag; the original value of the carry flag moves into the bit 7 position. No other flags are affected.

Example: The Accumulator holds the value 0C5H (11000101B), and the carry is zero. The instruction, RRC A leaves the Accumulator holding the value 62H (01100010B) with the carry set.

Bytes: 1
Cycles: 1

Encoding:

		0	1	0	0	1	1
--	--	---	---	---	---	---	---

Operation: 0

0 RRC $n = 0 - 6$

$(A_{n+1}) \leftarrow (A_n)$

$(A_7) \leftarrow (C)$

$(C) \leftarrow (A_0)$

SETB <bit>

Function: Set bit

Description: SETB sets the indicated bit to one. SETB can operate on the carry flag or any directly addressable bit. No other flags are affected.

Example: The carry flag is cleared. Output Port 1 has been written with the value 34H (00110100B). The instructions, SETB C SETB P1.0 will leave the carry flag set to 1 and change the data output on Port 1 to 35H (00110101B).

SETB C

Bytes: 1
Cycles: 1

Encoding:

	1	0	1	0	0	1	1
--	---	---	---	---	---	---	---

Operation: 1

SETB

$(C) \leftarrow 1$

SETB bit

Bytes: 2
Cycles: 1

Encoding:

	1	0	1	0	0	1	0		bit address
--	---	---	---	---	---	---	---	--	-------------

Operation: 1

SETB

$(bit) \leftarrow 1$

SJMP rel

Function: Short Jump

Description: Program control branches unconditionally to the address indicated. The branch destination is

computed by adding the signed displacement in the second instruction byte to the PC, after incrementing the PC twice. Therefore, the range of destinations allowed is from 128bytes preceding this instruction to 127 bytes following it.

Example: The label "RELADR" is assigned to an instruction at program memory location 0123H. The instruction,
 SJMP RELADR
 will assemble into location 0100H. After the instruction is executed, the PC will contain the value 0123H.

(Note: Under the above conditions the instruction following SJMP will be at 102H. Therefore, the displacement byte of the instruction will be the relative offset (0123H - 0102H) = 21H. Put another way, an SJMP with a displacement of 0FEH would be an one-instruction infinite loop).

Bytes: 2

Cycles: 2

Encoding:

1	0	0	0	0	0	0	0	0	rel. address
---	---	---	---	---	---	---	---	---	--------------

Operation:

SJMP

PC() ← (PC)+2

(PC) ← (PC)+rel

SUBB A, <src-byte>

Function: Subtract with borrow

Description:

SUBB subtracts the indicated variable and the carry flag together from the Accumulator, leaving the result in the Accumulator. SUBB sets the carry (borrow) flag if a borrow is needed for bit 7, and clears C otherwise. (If C was set before executing a SUBB instruction, this indicates that a borrow was needed for the previous step in a multiple precision subtraction, so the carry is subtracted from the Accumulator along with the source operand). AC is set if a borrow is needed for bit 3, and cleared otherwise. OV is set if a borrow is needed into bit 6, but not into bit 7, or into bit 7, but not bit 6.

When subtracting signed integers OV indicates a negative number produced when a negative value is subtracted from a positive value, or a positive result when a positive number is subtracted from a negative number.

The source operand allows four addressing modes: register, direct, register-indirect, or immediate.

Example: The Accumulator holds 0C9H (11001001B), register 2 holds 54H (01010100B), and the carry flag is set. The instruction,
 SUBB A, R2
 will leave the value 74H (01110100B) in the accumulator, with the carry flag and AC cleared but OV set.
 Notice that 0C9H minus 54H is 75H. The difference between this and the above result is due to the carry (borrow) flag being set before the operation. If the state of the carry is not known before starting a single or multiple-precision subtraction, it should be explicitly cleared by a CLR C instruction.

SUBB A, Rn

Bytes: 1

Cycles: 1

Encoding:

			1	1	r	r	r
--	--	--	---	---	---	---	---

Operation: 0 0 SUBB

(A) ← (A) - (C) - (Rn)

SUBB A, direct

Bytes: 2

Cycles: 1

Encoding:

			1	1	0	0	1	0	1		
--	--	--	---	---	---	---	---	---	---	--	--

 direct address

Operation: 0 SUBB

(A) ← (A) - (C) - (direct)

SUBB A, @Ri

Bytes: 1

Cycles: 1

Encoding:

			1	1	0	1	1	i
--	--	--	---	---	---	---	---	---

Operation: 0 0 SUBB

(A) ← (A) - (C) - ((Ri))

SUBB A, #data

Bytes: 2

Cycles: 1

Encoding:

			1	1	0	1	0	0		
--	--	--	---	---	---	---	---	---	--	--

 immediate data

Operation: 0 0 SUBB

(A) ← (A) - (C) - #data

SWAP A

Function: Swap nibbles within the Accumulator

Description: SWAP A interchanges the low- and high-order nibbles (four-bit fields) of the Accumulator (bits 3-0 and bits 7-4). The operation can also be thought of as a four-bit rotate instruction. No flags are affected.

Example: The Accumulator holds the value 0C5H (11000101B). The instruction,

SWAP A

leaves the Accumulator holding the value 5CH (01011100B).

1

Bytes:

1

Cycles:

Encoding:

1	1	0	0	0	1	0	0
---	---	---	---	---	---	---	---

Operation: SWAP

(A)_{3:0} ↔ (A)_{7:4}

XCH A, <byte>

Function: Exchange Accumulator with byte variable

Description: XCH loads the Accumulator with the contents of the indicated variable, at the same time writing the original Accumulator contents to the indicated variable. The source/destination operand can use register, direct, or register-indirect addressing.

Example: R0 contains the address 20H. The Accumulator holds the value 3FH (00111111B). Internal

RAM location 20H holds the value 75H (01110101B). The instruction,

XCHA, @R0


will leave RAM location 20H holding the values 3FH (00111111B) and 75H (01110101B) in the accumulator.

XCH A, Rn


Bytes: 1

Cycles: 1

Encoding:



Operation: XCH



XCH A, direct


Bytes: 2

Cycles: 1

Encoding:



Operation: XCH




XCH A, @Ri

Bytes: 1

Cycles: 1

Encoding:



Operation: XCH



XCHD A, @Ri

Function: Exchange Digit

Description:

XCHD exchanges the low-order nibble of the Accumulator (bits 3-0), generally representing a hexadecimal or BCD digit, with that of the internal RAM location indirectly addressed by the specified register. The high-order nibbles (bits 7-4) of each register are not affected. No flags are affected.

Example: R0 contains the address 20H. The Accumulator holds the value 36H (00110110B). Internal RAM location 20H holds the value 75H (01110101B). The instruction,


XCHD A, @R0

will leave RAM location 20H holding the value 76H (01110110B) and 35H (00110101B) in the accumulator.

Bytes: 1

Cycles: 1

Encoding:



Operation: XCHD



XRL <dest-byte>, <src-byte>

Function: Logical Exclusive-OR for byte variables**Description:**

XRL performs the bitwise logical Exclusive-OR operation between the indicated variables, storing the results in the destination. No flags are affected.

The two operands allow six addressing mode combinations. When the destination is the

Accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the source can be the Accumulator or immediate data.

(Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.)

Example:

If the Accumulator holds 0C3H (11000011B) and register 0 holds 0AAH (10101010B) then the instruction,

```
XRL A, R0
```

will leave the Accumulator holding the value 69H (01101001B).

When the destination is a directly addressed byte, this instruction can complement combination of bits in any RAM location or hardware register. The pattern of bits to be complemented is then determined by a mask byte, either a constant contained in the instruction or a variable computed in the Accumulator at run-time. The instruction,

```
XRL P1, #00110001B
```

will complement bits 5,4 and 0 of output Port 1.

XRL A, Rn**Bytes:**

1

Cycles:

1

Encoding:

0	1	1	0	1	r	r	r
---	---	---	---	---	---	---	---

Operation:

XRL

$$(A) \oplus (Rn)$$
XRL A, direct**Bytes:**

2

Cycles:

1

Encoding:

0	1	1	0	0	1	0	1		direct address
---	---	---	---	---	---	---	---	--	----------------

Operation:

XRL

$$(A) \oplus (direct)$$
XRL A, @Ri**Bytes:**

1

Cycles:

1

Encoding:

0	1	1	0	0	1	1	i
---	---	---	---	---	---	---	---

Operation:

XRL

$$(A) \oplus ((Ri))$$
XRL A, #data**Bytes:**

2


Cycles:

1

Encoding:

0	1	1	0	0	1	0	0		immediate data
---	---	---	---	---	---	---	---	--	----------------

Operation: XRL

(A) -- (A)  #data

XRL direct, A

Bytes: 2

Cycles: 1

Encoding:

0	1	1	0	0	0	0	1	0		direct address
---	---	---	---	---	---	---	---	---	--	----------------

Operation: XRL

(direct) -- (direct)  (A)

XRL direct, #data

Bytes: 3

Cycles: 2

Encoding:

0	1	1	0	0	0	0	1	1		direct address		immediate data
---	---	---	---	---	---	---	---	---	--	----------------	--	----------------

Operation: XRL

(direct) -- (direct)  #data




10.5 Interrupt response of multi-stage pipeline core

STC Enhanced 8051 (For example: STC8G/STC8H Series) and 32 bit 8051 (For example: STC32G Series) of MCU The core is designed as a multi-stage pipeline, and the design of interrupt response is slightly different from the traditional series.

For traditional 8051 (For example: STC89C52 Series) :


If the instruction currently being executed is a special instruction, such as the interrupt enable register, interrupt request register, or in RETI that interrupts the return instruction to break the priority register, when the current special instruction is executed, another instruction can be executed to respond to the interrupt request. If the instruction currently being executed is not the special instruction referred to above, the interrupt request will be responded to immediately when the next instruction is executed.



The enhanced version of single chip microcomputer (For example: STC8G/STC8H Series) will be better than traditional 8051 (For example: STC89C52 Series) Execute one more statement :

If the instruction currently being executed is a special instruction, such as the interrupt enable register, interrupt request register, or in RETI that interrupts the return instruction to break the priority register, when the current special instruction is executed, the next instruction will be decrypted at the CPU. If an instruction is not a special instruction, the interrupt request can only be responded to when the next instruction is executed. ;

If the instruction currently being executed is not the special instruction referred to above, the next instruction will be decrypted at the CPU when the current instruction is executed . If the next instruction is not a special instruction, it will wait for the next instruction to be executed before responding to the interrupt request.



11 Interrupt system

(The interrupt number used in the language program is greater than 10. An error will be reported in compilation, please refer to the appendix for details.)

The interrupt system is to enable up with real-time processing power for external emergencies. CPU

the central processor CPU. When something is being processed, there is an emergency request from the outside world, requesting CPU Pause current work ,

Instead of dealing with this emergency, after dealing with it, go back to the place where it was interrupted and continue the original work. This

is called an interrupt. The component that implements this function is called the interrupt controller. The source of the interrupt request is called the interrupt source. The interrupt

request is sent to the interrupt controller. Multiple interrupt sources are allowed. When several interrupt sources interrupt the request at the same time and request to serve it, there is

an interrupt problem. CPU Which one interrupts the problem of the source request. Usually queued according to the priority of the interrupt source, the most urgent

source is prioritized, that is, each interrupt source is specified to have a priority level. CPU Always respond to the highest priority interrupt request first.

When an interrupt source request is being processed (the corresponding interrupt service program is executed), another priority

interrupt source request. Also a high interrupt source request. If you can suspend the service program to the original interrupt source, you can instead process the high

priority interrupt source request. After processing, return to the original low-level interrupt service program. This process is called interrupt nesting. Such an interrupt system

is called a multi-level interrupt system, and an interrupt system without interrupt nesting function is called a single-level interrupt system.

The user can use the off total interrupt permission bit of the corresponding interrupt to block the corresponding interrupt

request. The corresponding interrupt permission bit is controlled by software. In the corresponding interrupt application, each interrupt source can be independently controlled by software

status. The priority level of some interrupts can be set by software. High-priority interrupt requests can interrupt low-priority interrupts, on

the contrary, low-priority interrupt requests cannot interrupt high-priority interrupts. When two interrupts of the same priority are generated

at the same time, the query order will determine which interrupt the system responds to first.


11.1 STC12H Series interrupt source

√ in the table below indicates that the corresponding series has a corresponding interrupt source

Interrupt source	STC12H1K08 series
Interrupt (external interrupt)	√
timer 0	√
External interrupt interrupt (timer 10)	√
Interrupt (INT0) Interrupt (Timer0) INT1	√
Interrupt (UART1) Serial port 1	√
Analog-to-digital conversion	√
interrupt (low voltage detection interrupt ()	√
Capture interrupt ()	√
Interrupt (UART2) Serial port 2	√
Serial peripheral interface interrupt (SPI)	√
External interrupt interrupt (INT2)	√
Interrupt (external interrupt)	√
timer 2	√
External interrupt interrupt ()	√
timer 3	√
Timer 4 INT3) Interrupt (Timer2) INT4) Interrupt (Timer3) Interrupt (Timer4)	√
Comparator interrupt ()	√
Bus interrupt	√
I2C	√
PWMA	√
PWMB	√
P0 Port Interrupt port	√
P1 Interrupt port Interrupt	√
P2 Port Interrupt Port	√
P3 Interrupt Port Interrupt	√
P4 Port Interrupt	√
P5 Port Interrupt	√
P6 Port Interrupt	
P7 Port Interrupt	

11.2 STC12H

Interrupt structure diagram



11.3 STC12H Series interrupt list

Interrupt source	Interrupt vector	Order	Priority setting	Priority	Interrupt request bit	Interrupt allow bit
INT0	0003H	0	PX0,PX0H	0/1/2/3	IE0	EX0
Timer0	000BH	1	PT0,PT0H	0/1/2/3	TF0	ET0
INT1	0013H	2	PX1,PX1H	0/1/2/3	IE1	EX1
Timer1	001BH	3	PT1,PT1H	0/1/2/3	TF1	ET1
UART1	0023H	4	PS,PSH	0/1/2/3	RI TI	ES
ADC	002BH	5	PADC,PADCH	0/1/2/3	ADC_FLAG	EADC
LVD	0033H	6	PLVD,PLVDH	0/1/2/3	LVDF	ELVD
PCA	003BH	7	PPCA,PPCAH	0/1/2/3	CF	ECF
					CCF0	ECCF0
					CCF1	ECCF1
					CCF2	ECCF2
					CCF3	ECCF3
UART2	0043H	8	PS2,PS2H	0/1/2/3	S2RI S2TI	ES2
SPI	004BH	9	PSPI,PSPIH	0/1/2/3	SPIF	ESPI
INT2	0053H	10		0	INT2IF	EX2
INT3	005BH	11		0	INT3IF	EX3
Timer2	0063H	12		0	T2IF	ET2
INT4	0083H	16	PX4,PX4H	0/1/2/3	INT4IF	EX4
Timer3	009BH	19		0	T3IF	ET3
Timer4	00A3H	20		0	T4IF	ET4
CMP	00ABH	21	PCMP,PCMPH	0/1/2/3	CMPIF	PIE NIE
I2C	00C3H	24	PI2C,PI2CH	0/1/2/3	MSIF	EMSI
					STAIF	ESTAI
					RXIF	ERXI
					TXIF	ETXI
					STOIF	ESTOI

Interrupt source	Interrupt vector	Order	Priority setting	Priority	Interrupt request bit	Interrupt allow bit
PWMA	00D3H	26	PPWMA,PPWMAH	0/1/2/3	PWMA_SR	PWMA_IER
PWMB	00DBH	27	PPWMB,PPWMBH	0/1/2/3	PWMB_SR	PWMB_IER
P0 interrupt	0137H	37		0	P0INTF	P0INTE
P1 interrupt	0133H	38		0	P1INTF	P1INTE
P2 interrupt	013BH	39		0	P2INTF	P2INTE
P3 interrupt	0143H	40		0	P3INTF	P3INTE
P5 interrupt	0153H	42		0	P5INTF	P5INTE

in C Declare the interrupt service program in the language

```

void INT0_Routine(void) interrupt 0;
void TM0_Routine(void) interrupt 1;
void INT1_Routine(void) interrupt 2;
void TM1_Routine(void) interrupt 3;
void UART1_Routine(void) interrupt 4;
void ADC_Routine(void) interrupt 5;
void LVD_Routine(void) interrupt 6;
void PCA_Routine(void) interrupt 7;
void UART2_Routine(void) interrupt 8;
void SPI_Routine(void) interrupt 9;
void INT2_Routine(void) interrupt 10;
void INT3_Routine(void) interrupt 11;
void TM2_Routine(void) interrupt 12;
void INT4_Routine(void) interrupt 16;
void TM3_Routine(void) interrupt 19;
void TM4_Routine(void) interrupt 20;
void CMP_Routine(void) interrupt 21;
void I2C_Routine(void) interrupt 24;
void USB_Routine(void) interrupt 25;
void PWMA_Routine(void) interrupt 26;
void PWMB_Routine(void) interrupt 27;

//void P0Int_Routine(void) interrupt 37;
//void P1Int_Routine(void) interrupt 38;
//void P2Int_Routine(void) interrupt 39;
//void P3Int_Routine(void) interrupt 40;
//void P5Int_Routine(void) interrupt 42;

```

of C31 The language interrupt service program cannot directly use the interrupt number to exceed the method, and the assembly language is not affected.

11.4 Interrupt related registers

symbol	description	address	Bit address and symbol								Reset value
			B7	B6	B5	B4	B3	B2	B1	B0	
IE	Interrupt allow register	A8H	EA	ELVD	EADC	ES	ET1	EX1	ET0	EX0	0000,0000
IE2	Interrupt allow register ²	AFH	-	ET4	ET3	-	-	ET2	ESPI	ES2	0000,0000
INTCKO	Interrupt and clock output control register	8FH	-	EX4	EX3	EX2	-	T2CKO	T1CKO	T0CKO	x000,x000
IP	Interrupt priority control register	B8H	-	PLVD	PADC	PS	PT1	PX1	PT0	PX0	x000,0000
IPH	High interrupt priority control register	B7H	-	PLVDH	PADCH	PSH	PT1H	PX1H	PT0H	PX0H	x000,0000
IP2	Interrupt priority control register ²	B5H	-	P2C	PCMP	PX4	PPWMB	PPWMA	PSPI	PS2	0000,0000
IP2H	High interrupt priority control register	B6H	-	P2CH	PCMPH	PX4H	PPWMBH	PPWMAH	PSPIH	PS2H	0000,0000
TCON	Timer control register	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	0000,0000
AUXINTIF	Extended external interrupt flag register	EFH	-	INT4IF	INT3IF	INT2IF	-	T4IF	T3IF	T2IF	x000,x000
SCON	serial port ₁ Control register	98H	SM0/FE	SM1	SM2	REN	TB8	RB8	T1	R1	0000,0000
S2CON	serial port ₂ Control register	9AH	S2SM0	-	S2SM2	S2REN	S2TB8	S2RB8	S2T1	S2R1	0100,0000
PCON	Power control register	87H	SMOD	SMOD0	LVDF	POF	GF1	GF0	PD	IDL	0011,0000
	Control register _{ADC_CONTR}	BCH	ADC_POWER	ADC_START	ADC_FLAG	ADC_EPWMP	ADC_CHS[3:0]			000x,0000	
SPSTAT	ADC SPI Status register	CDH	SPIF	WCOL	-	-	-	-	-	-	00xx,xxxx
CMPCR1	comparator control register ₁	E6H	CMPEN	CMPIF	PIE	NIE	PIS	NIS	CMPOE	CMPRES	0000,0000

symbol	description	address	Bit address and symbol								Reset value
			B7	B6	B5	B4	B3	B2	B1	B0	
I2CMSCR	I ² C Host control register	FE81H	EMSI	-	-	-	MSCMD[3:0]			0xxx,0000	
I2CMSST	I ² C Host status register	FE82H	MSBUSY	MSIF	-	-	-	-	MSACKI	MSACKO	00xx,xx00
I2CSLCR	I ² C Slave control register	FE83H	-	ESTAI	ERXI	ETXI	ESTOI	-	-	SLRST	x000,0xx0
I2CSLST	I ² C Slave status register	FE84H	SLBUSY	STAIF	RXIF	TXIF	STOIF	TXING	SLACKI	SLACKO	0000,0000
PWMA_IER	PWMA Interrupt enable register	FEC4H	BIE	TIE	COMIE	CC4IE	CC3IE	CC2IE	CC1IE	UIE	0000,0000
PWMA_SR1	PWMA Status register ₁	FEC5H	BIF	TIF	COMIF	CC4IF	CC3IF	CC2IF	CC1IF	UIF	0000,0000
PWMA_SR2	PWMA Status register ₂	FEC6H	-	-	-	CC4OF	CC3OF	CC2OF	CC1OF	-	xxx0,000x
PWMB_IER	PWMB Interrupt enable register	FEE4H	BIE	TIE	COMIE	CC8IE	CC7IE	CC6IE	CC5IE	UIE	0000,0000
PWMB_SR1	PWMB Status register ₁	FEE5H	BIF	TIF	COMIF	CC8IF	CC7IF	CC6IF	CC5IF	UIF	0000,0000
PWMB_SR2	PWMB Status register ₂	FEE6H	-	-	-	CC8OF	CC7OF	CC6OF	CC5OF	-	xxx0,000x
P0INTE	P0 Port interrupt Enable Register	FD00H	P07INTE	P06INTE	P05INTE	P04INTE	P03INTE	P2INTE	P01INTE	P00INTE	0000,0000
P1INTE	P1 port interrupt Enable Register	FD01H	P17INTE	P16INTE	P15INTE	P14INTE	P3INTE	P2INTE	P11INTE	P10INTE	0000,0000
P2INTE	P2 port interrupt Enable register	FD02H	P27INTE	P26INTE	P25INTE	P24INTE	P3INTE	P2INTE	P21INTE	P20INTE	0000,0000
P3INTE	P3 port interrupt Enable register	FD03H	P37INTE	P36INTE	P35INTE	P34INTE	P3INTE	P2INTE	P31INTE	P30INTE	0000,0000
P5INTE	P5 port interrupt Enable register	FD05H	-	-	-	P54INTE	P53INTE	P2INTE	P51INTE	P50INTE	0000,0000
P0INTF	P0 port Interrupt flag Register	FD10H	P07INTF	P06INTF	P05INTF	P04INTF	P03INTF	P02INTF	P01INTF	P00INTF	0000,0000
P1INTF	P1 port Interrupt flag Register	FD11H	P17INTF	P16INTF	P15INTF	P14INTF	P13INTF	P12INTF	P11INTF	P10INTF	0000,0000
P2INTF	P2 Port Interrupt flag Register	FD12H	P27INTF	P26INTF	P25INTF	P24INTF	P23INTF	P22INTF	P21INTF	P20INTF	0000,0000
P3INTF	P3 Port Interrupt flag Register	FD13H	P37INTF	P36INTF	P35INTF	P34INTF	P33INTF	P32INTF	P31INTF	P30INTF	0000,0000
P5INTF	P5 Port Interrupt flag Register	FD15H	-	-	-	P54INTF	P53INTF	P2INTF	P51INTF	P50INTF	0000,0000

11.4.1 Interrupt enable register (interrupt allow bit)

IE (Interrupt enable register)

Address symbol	B7	B6	B5	B4	B3	B2	B1	B0
A5H IE	EA	ELVD	EADC	ES	ET1	EX1	ET0	EX0

EA : The total interrupt allows the control bit. The role is to make the interrupt allow the formation of multi-level control. Generally, each interrupt source

Each interrupt source's own interrupt allows the control bit to control.

CPU : Block all interrupt requests 0 :

Open interruption

1 :

: The allowable bit of low-voltage detection interrupt. ELVD

0 : Prohibit interruption of low-voltage detection

1 : allow interruption of low-voltage detection

EADC : A/D Convert the interrupt permission bit.

0 : Prohibited Conversion interruption A/D

1 : Allow Conversion interruption

ES : Serial port interrupt permission bit.

: Serial port interruption

is prohibited 0

1 : Allow serial port interruption

ET1 : Timing counter overflow

0 : Prohibited interrupt permission bit. T1

1 : Allow interrupt

EX1 : External interrupt interrupt

permission bit. 0 Prohibited INT1

interrupt 1 : Allow INT1

ET0 : Timing counter The overflow interrupt permission bit.

T0 : Prohibited interrupt
interrupt 0 : Allow interrupt

EX0 : External interrupt interrupt

permission bit. 0 Prohibited INT0

interrupt 1 : Allow INT0

IE2 (Interrupt enable register)₂

Symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
IE2	AFH	-	ET4	ET3	-	-	ET2	ESPI	ES2

ET4: Timing counter T4 The overflow interrupt permission bit.

0: Prohibited interrupt

1: Allow interrupt

ET3: Timing counter T3 The overflow interrupt permission bit.

0: Prohibited interrupt

1: Allow interrupt

ET2: Timing counter T2 The overflow interrupt permission bit.

0: Prohibited interrupt

1: Allow interrupt

ESPI: SPI Interrupt permission bit.

0: Prohibited interruptSPI

1: Allow interruptSPI

ES2: Serial port interrupt permission bit.

0: Serial port interruption is prohibited

1: Serial port interruption is allowed

(External interrupt and clock output control register)_{INTCLKO}

Symbol	address	B6	B5	B4	B3	B2	B1	B0
INTCLKO	84H	EX4	EX3	EX2	-	T2CLKO	T1CLKO	T0CLKO

EX4: External interrupt interrupt allowable bit_{INT4}

0: Prohibited interrupt

1: Allow interrupt

EX3: External interrupt interrupt permission bit.

0: Prohibited interrupt permission bit. INT3

1: Allow interrupt

EX2: External interrupt interrupt permission bit. 2

0: Prohibited interrupt

1: Allow interrupt

(Comparator control register)_{1CMPCRI}

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
CMPCR1	E6H	CMPEN	CMPIF	PIE	NIE	PIS	NIS	CMPOE	CMPRES

PIE: The rising edge of the comparator interrupts the allowable bit.

0: Disable the rising edge interrupt of the

1 comparator: Allow the rising edge interrupt of the comparator

NIE: The falling edge of the comparator interrupts the allowable bit.

0: Disable the falling edge interrupt of the

1 comparator: Allow the falling edge interrupt of the comparator

Control register I2C

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
I2CMSCR	FE81H	EMSI	-	-	-	-	MSCMD[2:0]		
I2CSLCR	FE83H	-	ESTAI	ERXI	ETXI	ESTOI	-	-	SLRST

EMSI : P C The host mode interrupt allows the bit.

0: Prohibited Host mode interrupt

1: Allow Host mode interrupt

ESTAI : P C Receive from the machine The event interrupt permission

0: Prohibited bit. Slave receives event interrupt START

1: Allow P C Slave receives event interrupt

Receiving data from the machine ERXI :

0: Prohibited The slave receives the data to complete the event interrupt

1: Allow The slave receives the data to complete the event interrupt

ETXI : done The event interrupt permission bit. P C Send data from the machine

0: Prohibited The slave sends data to complete the event interrupt

1: Allow The slave sends data to complete the event interrupt

ESTOI : P C Receive from the machine The event interrupt permission

0: Prohibited bit. Slave receives event interrupt STOP

1: Allow P C Slave receives event interrupt STOP

Interrupt enable register PWMA

Symbol address	B7	B6	B5	B4	B3	B2	B1	B0
PWMA_IER FEC4H	BIE	TIE	COMIE	CC4IE	CC3IE	CC2IE	CC1IE	UIE

BIE :

The brake interrupt is allowed.
 PWMA : Prohibited Brake interruption
 0 : Prohibited Brake interruption
 1 : Allow Brake interruption

TIE : PWMA **The interrupt permission bit is triggered.**

0 : Prohibited Trigger interrupt
 1 : Allow trigger interrupt

COMIE : PWMA **Compare the interrupt permission bit.**

0 : Prohibited Compare interrupts
 1 : Allow compare interrupts

PWMA : PWMA₄ **Capture comparison channel₄ Interrupt permission bit.**

0 : Prohibited Interrupt capture comparison
 1 : Allow channel Capture comparison channel Interrupt capture

PWMA : PWMA₃ **comparison channel₃ Interrupt permission bit.**

0 : Prohibited Interrupt capture comparison
 1 : Allow channel Capture comparison channel Interrupt capture

PWMA : PWMA₂ **comparison channel₂ Interrupt permission bit.**

0 : Prohibited Capture comparison channel Interrupt capture
 1 : Allow comparison channel Interrupt capture

PWMA : PWMA₁ **comparison channel₁ Interrupt permission bit.**

0 : Prohibited Capture compare channel interrupt
 1 : Allow Capture compare channel interrupt

UIE :

Update the interrupt permission bit.
 PWMA : Prohibited Update interrupt
 0 : Prohibited Update interrupt
 1 : Allow update interrupt

Interrupt enable register PWMB

Symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
PWMB_IER	FEE4H	BIE	TIE	COMIE	CC8IE	CC7IE	CC6IE	CC5IE	UIE

BIE : PWMB

The brake interrupt is allowed.

0 : Prohibited Brake interrupt

1 : Allow Brake interrupt

TIE :

The interrupt permission bit is triggered.

PWMB

0 : Prohibited Trigger interrupt

1 : Allow trigger interrupt

COMIE :

PWMB

Compare the interrupt permission bit.

0 : Prohibited Compare interrupts

1 : Allow compare interrupts

PWMBCC8IE

Capture comparison channel₈ Interrupt permission bit.

0 : Prohibited Interrupt capture comparison

1 : Allow channel Capture comparison channel Interrupt capture

PWMBCC7IE

comparison channel₇ Interrupt permission bit.

0 : Prohibited Interrupt capture comparison

1 : Allow channel Capture comparison channel Interrupt capture

PWMBCC6IE

comparison channel₆ Interrupt permission bit.

0 : Prohibited Capture comparison channel Interrupt capture

1 : Allow comparison channel Interrupt capture

PWMBCC5IE

comparison channel₅ Interrupt permission bit.

0 : Prohibited Capture compare channel interrupt

1 : Allow Capture compare channel interrupt

UIE :

Update the interrupt permission bit.

PWMB

0 : Prohibited Update interrupt

1 : Allow update interrupt

Port interrupt enable register

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
P0INTE	FD00H	P07INTE	P06INTE	P05INTE	P04INTE	P03INTE	P02INTE	P01INTE	P00INTE
P1INTE	FD01H	P17INTE	P16INTE	P15INTE	P14INTE	P13INTE	P12INTE	P11INTE	P10INTE
P2INTE	FD02H	P27INTE	P26INTE	P25INTE	P24INTE	P23INTE	P22INTE	P21INTE	P20INTE
P3INTE	FD03H	P37INTE	P36INTE	P35INTE	P34INTE	P33INTE	P32INTE	P31INTE	P30INTE
P5INTE	FD05H	P57INTE	P56INTE	P55INTE	P54INTE	P53INTE	P52INTE	P51INTE	P50INTE

: Port interrupt enables the control bit (PnINTE_x)^{x=0-7}

0 : Closed Port interrupt function Pn.

1 : Enable Port interrupt function

11.4.2 Interrupt request register (interrupt flag)

Timer control register

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
TCON	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0

TF1 : Timer₁ Overflow interrupt flag. During the interrupt service program, the hardware is automatically cleared to zero.

TF0 : Timer₀ Overflow interrupt flag. During the interrupt service program, the hardware is automatically cleared to zero. :External

IE1 interrupt₁ Interrupt request flag. During the interrupt service program, the hardware is automatically cleared to zero. :External

IE0 interrupt₀ Interrupt request flag. During the interrupt service program, the hardware is automatically cleared to zero.

Interrupt flag auxiliary register

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
AUXINTIF	EFH	-	INT4IF	INT3IF	INT2IF	-	T4IF	T3IF	T2IF

INT4IF :External interrupt₄ Interrupt request flag. The hardware is automatically cleared to zero in the interrupt service program.

INT3IF :External interrupt₃ Interrupt request flag. The hardware is automatically cleared to zero in the interrupt service program.

INT2IF :External interrupt₂ Interrupt request flag. The hardware is automatically cleared to zero in the interrupt service program.

T4IF : Timer₄ Overflow interrupt flag. The hardware is automatically cleared to zero in the interrupt service program (Note: This bit is a write-c

T3IF : Timer₃ Overflow interrupt flag. The hardware is automatically cleared to zero in the interrupt service program (Note: This bit is a write-c

T2IF : Timer₂ Overflow interrupt flag. The hardware is automatically cleared to zero in the interrupt service program (Note: This bit is a write-c

Serial port control register

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
SCON	98H	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI
S2CON	9AH	S2SM0	-	S2SM2	S2REN	S2TB8	S2RB8	S2TI	S2RI

TI : Serial port₁ Send a complete interrupt request flag. Software clearance is required. : Serial

RI port₁ The interrupt request flag is received to complete. Software clearance is required.

S2TI : Serial port₂ Send a complete interrupt request flag. Software clearance is required. : Serial

S2RI port₂ The interrupt request flag is received to complete. Software clearance is required.

Power management register

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
PCON	87H	SMOD	SMOD0	LVDF	POF	GF1	GF0	PD	IDL

LVDF : Low voltage detection interrupt request flag. Software clearance is required.

ADC Control register

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
ADC_CONTR	BCH	ADC_POWER	ADC_START	ADC_FLAG	ADC_EPWMT	ADC_CHS[3:0]			

ADC_FLAG :

ADC The conversion completes the interrupt request flag. Software clearance is required.

Status register SPI

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
SPSTAT	CDH	SPIF	WCOL	-	-	-	-	-	-

SPI: SPIF Interrupt request flag for data transmission completion. Software clearance is required.

Comparator control register 1

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
CMPCR1	E6H	COMPEN	CMPIF	PIE	NIE	PIS	NIS	CMPOE	COMPRES

CMPIF : Comparator interrupt request flag. Software clearance is required.

Status register I2C

Symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
I2CMSST FE82H		MSBUSY	MSIF	-	-	-	-	MSACKI	MSACKO
I2CSLST FE84H		SLBUSY	STAIF	RXIF	TXIF	STOIF	TXING	SLACKI	SLACKO

Host mode interrupt request flag. Software clearance is required. : MSIF I²C

ESTAI : Event interrupt request flag. Software clearance is required.

ERXI : done Event interrupt request flag. Software clearance is required.

ETXI : done Event interrupt request flag. Software clearance is required.

ESTOI : P_C Receive from the machine START P_C Receiving data from the machine P_C Send data from the machine P_C Receive from the machine

STOP Event interrupt request flag. Software clearance is required.

Status register PWMA

Symbol address		B7	B6	B5	B4	B3	B2	B1	B0
PWMA_SR1 FEC5H		BIF	TIF	COMIF	CC4IF	CC3IF	CC2IF	CC1IF	UIF
PWMA_SR2 FEC6H		-	-	-	CC4OF	CC3OF	CC2OF	CC1OF	-

BIF : PWMA **Brake interrupt request flag. Software clearance is required. The interrupt request flag is triggered. Software clearance is required.**

TIF : PWMA

COMIF : PWMA **Compare interrupt request flags. Software clearance is required.**

CC4IF : PWMA **channel₄ A capture comparison interrupt request flag has occurred. Software clearance is required.**

CC3IF : PWMA **channel₃ A capture comparison interrupt request flag has occurred. Software clearance is required.**

CC2IF : PWMA **channel₂ A capture comparison interrupt request flag has occurred. Software clearance is required.**

CC1IF : PWMA **channel₁ A capture comparison interrupt request flag has occurred. Software clearance is required.**

TIF : **Update the interrupt request flag. Software clearance is required.**

PWMA

: PWMACC4OF **channel₄ A duplicate capture interrupt request flag occurred. Software clearance is required.**

: PWMACC3OF **channel₃ A duplicate capture interrupt request flag occurred. Software clearance is required.**

CC2OF : PWMA **channel₂ A duplicate capture interrupt request flag occurred. Software clearance is required.**

CC1OF : PWMA **channel₁ A duplicate capture interrupt request flag occurred. Software clearance is required.**

Status register PWMB

Symbol address		B7	B6	B5	B4	B3	B2	B1	B0
PWMB_SR1 FEE5H		BIF	TIF	COMIF	CC8IF	CC7IF	CC6IF	CC5IF	UIF
PWMB_SR2 FEE6H		-	-	-	CC8OF	CC7OF	CC6OF	CC5OF	-

BIF : PWMB **Brake interrupt request flag. Software clearance is required. The interrupt request flag is triggered. Software clearance is required.**

TIF : PWMB

COMIF : PWMB **Compare interrupt request flags. Software clearance is required.**

CC8IF : PWMB **channel₈ A capture comparison interrupt request flag has occurred. Software clearance is required.**

CC7IF : PWMB **channel₇ A capture comparison interrupt request flag has occurred. Software clearance is required.**

CC6IF : PWMB **channel₆ A capture comparison interrupt request flag has occurred. Software clearance is required.**

CC5IF : PWMB **channel₅ A capture comparison interrupt request flag has occurred. Software clearance is required.**

TIF : **Update the interrupt request flag. Software clearance is required.**

PWMB

: PWMBCC8OF **channel₈ A duplicate capture interrupt request flag occurred. Software clearance is required.**

: PWMBCC7OF **channel₇ A duplicate capture interrupt request flag occurred. Software clearance is required.**

: PWMBCC6OF **channel₆ A duplicate capture interrupt request flag occurred. Software clearance is required.**

CC5OF : PWMB **channel₅ A duplicate capture interrupt request flag occurred. Software clearance is required.**

Port interrupt flag register

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
P0INTF	FD10H	P07INTF	P06INTF	P05INTF	P04INTF	P03INTF	P02INTF	P01INTF	P00INTF
P1INTF	FD11H	P17INTF	P16INTF	P15INTF	P14INTF	P13INTF	P12INTF	P11INTF	P10INTF
P2INTF	FD12H	P27INTF	P26INTF	P25INTF	P24INTF	P23INTF	P22INTF	P21INTF	P20INTF
P3INTF	FD13H	P37INTF	P36INTF	P35INTF	P34INTF	P33INTF	P32INTF	P31INTF	P30INTF
P5INTF	FD15H	P57INTF	P56INTF	P55INTF	P54INTF	P53INTF	P52INTF	P51INTF	P50INTF

: Port interrupt request flag ($P_{nINTF.x}$, $n=0-7$, $x=0-7$)

$P_{n.x} 0$: The port did not interrupt the request

$P_{n.x} 1$: There is an interrupt request at the port. If the interrupt is enabled, the interrupt service program will be entered. **The logo needs to be closed.**

0
1

STC MCU

11.4.3 Interrupt priority register

Except that the , Timer, timer, timer 2 3 4 In addition to all port interrupts, other interrupts have priority interrupts. priority can be set

Interrupt priority control register

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
IP	B8H	-	PLVD	PADC	PS	PT1	PX1	PT0	PX0
IPH	B7H	-	PLVDH	PADCH	PSH	PT1H	PX1H	PT0H	PX0H
IP2	B5H	-	PI2C	PCMP	PX4	PPWMB	PPWMA	PSPI	PS2
IP2H	B6H	-	PI2CH	PCMPH	PX4H	PPWMBH	PPWMAH	PSPIH	PS2H

PX0H,PX0 :External interrupt₀ Interrupt priority control bit

00 : INT0 The interrupt priority level (lowest level)
 01 : INT0 The interrupt priority level (lower level)
 10 : INT0 The interrupt priority level (higher level)
 11 : INT0 The interrupt priority level (highest level)

PT0H,PT0 : Timer₀ Interrupt priority control bit

00 : The timer interrupt priority is 00 Level (lowest level)
 01 : The timer interrupt priority is 01 Level (lower level)
 10 : The timer interrupt priority is 10 Level (higher level)
 11 : Timer 0 Interrupt priority is priority₃ (Most advanced)

PX1H,PX1 :External interrupt₁ Interrupt priority control bit

00 : INT1 The interrupt priority level (lowest level)
 01 : INT1 The interrupt priority level (lower level)
 10 : INT1 The interrupt priority level (higher level)
 11 : INT1 Interrupt priority is priority₃ (Most advanced)

PT1H,PT1 : timer₁ Interrupt priority control bit

00 : The timer interrupt priority is 00 Level (lowest level)
 01 : The timer interrupt priority is 01 Level (lower level)
 10 : The timer interrupt priority is 10 Level (higher level)
 11 : Timer 1 Interrupt priority is priority₃ (Most advanced)

PSH,PS : serial port₁ Interrupt priority control bit

00 : Serial port interrupt priority is priority (lowest level) 0
 01 : The interrupt priority level (lower level)
 10 : Serial port interrupt priority is level (higher level)
 11 : Serial port interrupt priority is priority₃ (Most advanced)

PADCH,PADC : Interrupt priority

00 : ADC control bit Interrupt priority is Level (lowest level)
 01 : ADC Level (lower priority)
 10 : ADC Level (higher priority) Interrupt priority is level₃ (Highest level)
 11 : ADC level₃ (Highest level) : low voltage detection

PLVDH,PLVD : interrupt priority control bit

- 00 : LVD **The level (lowest level) interrupt**
 01 : LVD **priority is the interrupt priority is the level⁰¹(Lower level)**
 10 : LVD **Interrupt priority is Level (higher level)**
 11 : LVD **Interrupt priority is Level (highest level)**

: Serial port₂ Interrupt priority control bit^{PS2H,PS2}

- 00 : **The serial port interrupt priority level₂(Lowest level)**
 01 : **The serial port interrupt priority level₂(Lower level)**
 10 : **The serial port interrupt priority level₂(Higher level)**
 11 : **Serial port The interrupt priority level₂(highest level)**

PSPIH,PSPI : **SP1 Interrupt priority control bit Interrupt**

- 00 : SPI **priority is priority₀(Lowest level)**
 01 : SPI **Interrupt priority is level (lower level) ₁**
 10 : SPI **Interrupt priority is priority₂(Higher**
 11 : SPI **level) Interrupt priority is level (highest level) ₃**

PPWMAH,PPWMA : **Advanced PWMA Interrupt priority control bit**

- 00 : **Advanced PWMA Interrupt priority is priority₀(Lowest level)**
 01 : **Advanced PWMA Interrupt priority is level₁(Lower level)**
 10 : **Advanced PWMA Interrupt priority is level (higher level) ₂**
 11 : **Advanced PWMA Interrupt priority is priority₃(Most advanced)**

PPWMBH,PPWMB : **Advanced PWMB Interrupt priority control bit**

- 00 : **Advanced PWMB Interrupt priority is priority₀(Lowest level)**
 01 : **Advanced PWMB Interrupt priority is level₁(Lower level)**
 10 : **Advanced PWMB Interrupt priority is priority₂(Higher level)**
 11 : **Advanced PWMB Interrupt priority is level (highest level) ₃**

PX4H,PX4 : **External interrupt₄ Interrupt priority control bit**

- 00 : INT4 **The interrupt priority level₄(lowest level)**
 01 : INT4 **interrupt priority, the level₄(lower level)**
 10 : INT4 **priority is the interrupt level₄(higher level)**
 11 : INT4 **Interrupt priority is priority₃(Highest level)**

PCMPH,PCMP : **Comparator interrupt priority control bit**

- 00 : CMP **interrupt priority is level (lowest level) ₀**
 01 : CMP **Interrupt priority is first-level (lower-level) ₁**
 10 : CMP **Interrupt priority is level (higher level) ₂**
 11 : CMP **Interrupt priority is priority₃(Most advanced)**

: **Interrupt priority control bit**

I2CPI2CH,PI2C

- 00 : I2C **Interrupt priority is level (lowest level) ₀**
 01 : I2C **Interrupt priority is priority₁(Lower level)**
 10 : I2C **Interrupt priority is priority₂(Higher level)**
 11 : I2C **Interrupt priority is level (highest level) ₃**

11.5 Sample program

11.5.1 INT0 Interrupt (rising and falling edges), can support both rising and falling edges

C Language code

// The test operating frequency is
11.0592MHz

```

#include "reg51.h"
#include "intrins.h"

sfr
sfr P1M0      P1M1      = 0x91;
sfr P0M1      = 0x92;
sfr P0M0      = 0x93;
sfr P2M1      = 0x94;
sfr P2M0      = 0x95;
sfr P3M1      = 0x96;
sfr P3M0      = 0xb1;
sfr P4M1      = 0xb2;
sfr P4M0      = 0xb3;
sfr P5M1      = 0xb4;
sfr P5M0      = 0xc9;
sfr P5M1      = 0xca;

sbit P10
sbit P11      = P1^0;
              = P1^1;

void INT0_Isr() interrupt 0
{
    if (P32) // Judge the rising and falling edges
    {
        P10 = ! P10; // Test port
    }
    else
    {
        P11 = ! P11; // Test port
    }
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    IT0 = 0;
    EX0 = 1; // Enable INT0 Rising and falling edge interrupts
    EA = 1; // Enable interrupt
}

```

```
while (1);
```

```
}
```

Assembly code

```
; The test operating frequency is 11.0592MHz
```

```
P1M1      DATA      091H
P1M0      DATA      092H
P0M1      DATA      093H
P0M0      DATA      094H
P2M1      DATA      095H
P2M0      DATA      096H
P3M1      DATA      0B1H
P3M0      DATA      0B2H
P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H
P5M0      DATA      0CAH
```

```
ORG       0000H
LJMP     MAIN
ORG       0003H
LJMP     INT0ISR
```

```
ORG       0100H
INT0ISR:
```

```
JB       P3.2,RISING ; Judge the rising and falling edges
CPL     P1.0          ; Test port
RETI
```

```
RISING:
```

```
CPL     P1.1          ; Test port
RETI
```

```
MAIN:
```

```
MOV     SP,#5FH
MOV     P0M0,#00H
MOV     P0M1,#00H
MOV     P1M0,#00H
MOV     P1M1,#00H
MOV     P2M0,#00H
MOV     P2M1,#00H
MOV     P3M0,#00H
MOV     P3M1,#00H
MOV     P4M0,#00H
MOV     P4M1,#00H
MOV     P5M0,#00H
MOV     P5M1,#00H
```

```
CLR     INT0          ;Enable INT0 Rising and falling edge interrupts
SETB    EX0          ;Enable interrupt
SETB    EA
JMP     $
```

```
END
```

11.5.2 INT0 Interrupt (falling edge)

C Language code

The test operating frequency is
 // 11.0592MHz

```

#include "reg51.h"
#include "intrins.h"

sfr          PIM1          = 0x91;
sfr P1M0     = 0x92;
sfr P0M1     = 0x93;
sfr P0M0     = 0x94;
sfr P2M1     = 0x95;
sfr P2M0     = 0x96;
sfr P3M1     = 0xb1;
sfr P3M0     = 0xb2;
sfr P3M3     = 0xb3;
sfr P4M1     = 0xb4;
sfr P4M0     = 0xc9;
sfr P5M1     = 0xca;
sfr P5M0

sbit P10     = P1^0;

void INT0_Isr() interrupt 0
{
    P10 = ! P10; //Test port
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;

    IT0 = 1; //Enable Falling edge interrupt INT0
    EX0 = 1; //Enable interrupt
    EA = 1;

    while (1);
}

```

Assembly code

The test operating frequency is:

```

PIM1          DATA          091H
PIM0          DATA          092H
P0M1          DATA          093H

```



```

P0M0      DATA      094H
P2M1      DATA      095H
P2M0      DATA      096H
P3M1      DATA      0B1H
P3M0      DATA      0B2H
P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H
P5M0      DATA      0CAH

          ORG          0000H
          LJMP        MAIN
          ORG          0003H
          LJMP        INT0ISR

INT0ISR:
          ORG          0100H

          CPL          P1.0          ; Test port
          RETI

MAIN:
          MOV          SP, #5FH
          MOV          P0M0, #00H
          MOV          P0M1, #00H
          MOV          P1M0, #00H
          MOV          P1M1, #00H
          MOV          P2M0, #00H
          MOV          P2M1, #00H
          MOV          P3M0, #00H
          MOV          P3M1, #00H
          MOV          P4M0, #00H
          MOV          P4M1, #00H
          MOV          P5M0, #00H
          MOV          P5M1, #00H

          SETB        IT0           ;Enable Falling edge interrupt INT0
          SETB        EX0           ;Enable interrupt
          SETB        EA
          JMP          S

          END

```

11.5.3 INT1 Interrupt (rising and falling edges), can support both rising and falling edges

c Language code

```

// The test operating frequency is
// 11.0592MHz

```

```

#include "reg51.h"

```

```

#include "intrins.h"

```

```

sfr

```

```

sfr P1M0      P1M1      = 0x91;

```

```

= 0x92;

```

```

sfr P0M1      = 0x93;

```

```

sfr P0M0      = 0x94;

```

```

sfr P2M1      = 0x95;

```

```

sfr      P2M0      = 0x96;
sfr      P3M1      = 0xb1;
sfr      P3M0      = 0xb2;
sfr      P4M1      = 0xb3;
sfr      P4M0      = 0xb4;
sfr      P5M1      = 0xc9;
sfr      P5M0      = 0xca;

```

```

sbit     P10       = P1^0;
sbit     P11       = P1^1;

```

```
void INT1_Isr() interrupt 2
```

```

{
    if (INT1) // Judge the rising and falling edges
    {
        P10 = ! P10; // Test port
    }
    else
    {
        P11 = ! P11; // Test port
    }
}

```

```
void main()
```

```

{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;

    IT1 = 0; // Enable INT1 Rising and falling edge interrupts
    EX1 = 1; // Enable interrupt
    EA = 1;

    while (1);
}

```

Assembly code

The test operating frequency is 11.0592MHz.

```

P1M1      DATA      091H
P1M0      DATA      092H
P0M1      DATA      093H
P0M0      DATA      094H
P2M1      DATA      095H
P2M0      DATA      096H
P3M1      DATA      0B1H
P3M0      DATA      0B2H
P4M1      DATA      0B3H
P4M0      DATA      0B4H

```

```

P5M1      DATA      0C9H
P5M0      DATA      0CAH

                ORG      0000H
                LJMP     MAIN
                ORG      0013H
                LJMP     INT1ISR

                ORG      0100H
INT1ISR:
                JB       INT1,RISING      ; Judge the rising and falling edges
                CPL     P1.0             ; Test port
                RETI

RISING:
                CPL     P1.1             ; Test port
                RETI

MAIN:
                MOV     SP,#5FH
                MOV     P0M0,#00H
                MOV     P0M1,#00H
                MOV     P1M0,#00H
                MOV     P1M1,#00H
                MOV     P2M0,#00H
                MOV     P2M1,#00H
                MOV     P3M0,#00H
                MOV     P3M1,#00H
                MOV     P4M0,#00H
                MOV     P4M1,#00H
                MOV     P5M0,#00H
                MOV     P5M1,#00H

                CLR     INT1             ; Enable INT1 Rising and falling edge interrupts
                SETB    EXI              ; Enable interrupt
                SETB    EA
                JMP     $

                END
    
```

11.5.4 INT1 Interrupt (falling edge)

c Language code

// The test operating frequency is 11.0592MHz

```

#include "reg51.h"
#include "intrins.h"

sfr
sfr P1M0      P1M1      = 0x91;
sfr P0M1      = 0x92;
sfr P0M0      = 0x93;
sfr P2M1      = 0x94;
sfr P2M0      = 0x95;
sfr P3M1      = 0x96;
sfr P3M0      = 0xb1;
sfr P3M0      = 0xb2;
    
```

```

sfr      P4M1      =      0xb3;
sfr      P4M0      =      0xb4;
sfr      P5M1      =      0xc9;
sfr      P5M0      =      0xca;

```

```

sbit     P10       =      P1^0;

```

```

void INT1_Isr() interrupt 2

```

```

{
    P10 = ! P10;           //Test port
}

```

```

void main()

```

```

{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;

    IT1 = 1;              //Enable Falling edge interrupt,INT1
    EX1 = 1;              //Enable interrupt
    EA = 1;

    while (1);
}

```

Assembly code

The test operating frequency is 11.0592MHz

```

P1M1      DATA      091H
P1M0      DATA      092H
P0M1      DATA      093H
P0M0      DATA      094H
P2M1      DATA      095H
P2M0      DATA      096H
P3M1      DATA      0B1H
P3M0      DATA      0B2H
P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H
P5M0      DATA      0CAH

                ORG      0000H
                LJMP     MAIN
                ORG      0013H
                LJMP     INT1ISR

                ORG      0100H
INT1ISR:
                CPL      P1.0
                ; Test port

```

```

        RETI

MAIN:

        MOV     SP, #5FH
        MOV     P0M0, #00H
        MOV     P0M1, #00H
        MOV     P1M0, #00H
        MOV     P1M1, #00H
        MOV     P2M0, #00H
        MOV     P2M1, #00H
        MOV     P3M0, #00H
        MOV     P3M1, #00H
        MOV     P4M0, #00H
        MOV     P4M1, #00H
        MOV     P5M0, #00H
        MOV     P5M1, #00H

        SETB    IT1                ;Enable Falling edge interrupt INT1
        SETB    EX1                ;Enable interrupt
        SETB    EA
        JMP     S

        END

```

11.5.5 INT2 Interrupt (falling edge) Only supports falling edge interrupts

c Language code

The test operating frequency is 11.0592MHz:

```

#include "reg51.h"
#include "intrins.h"

sfr
sfr P1M0      P1M1      = 0x91;
sfr P0M1      = 0x92;
sfr P0M0      = 0x93;
sfr P2M1      = 0x94;
sfr P2M0      = 0x95;
sfr P3M1      = 0x96;
sfr P3M0      = 0xb1;
sfr P4M1      = 0xb2;
sfr P4M0      = 0xb3;
sfr P5M1      = 0xb4;
sfr P5M0      = 0xc9;
sfr P5M0      = 0xca;

sfr INTCLKO

#define EX2      = 0x8f;
#define EX3      0x10
#define EX4      0x20
sbit P10      0x40
                = P1^0;

void INT2_Isr() interrupt 10
{
    P10 = ! P10;                //Test port
}

```

```

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    INTCLKO = EX2; //Enable INT2 interrupt
    EA = 1;
    while (1);
}

```

Assembly code

The test operating frequency is 11.0592MHz

```

INTCLKO      DATA      8FH
EX2          EQU        10H
EX3          EQU        20H
EX4          EQU        40H

P1M1        DATA      091H
P1M0        DATA      092H
P0M1        DATA      093H
P0M0        DATA      094H
P2M1        DATA      095H
P2M0        DATA      096H
P3M1        DATA      0B1H
P3M0        DATA      0B2H
P4M1        DATA      0B3H
P4M0        DATA      0B4H
P5M1        DATA      0C9H
P5M0        DATA      0CAH

                ORG      0000H
                LJMP     MAIN
                ORG      0053H
                LJMP     INT2ISR

                ORG      0100H
INT2ISR:
                CPL      P1.0
                RETI

MAIN:
                MOV     SP, #5FH
                MOV     P0M0, #00H
                MOV     P0M1, #00H
                MOV     P1M0, #00H

```

Test port


```

MOV      P1M1, #00H
MOV      P2M0, #00H
MOV      P2M1, #00H
MOV      P3M0, #00H
MOV      P3M1, #00H
MOV      P4M0, #00H
MOV      P4M1, #00H
MOV      P5M0, #00H
MOV      P5M1, #00H

MOV      INTCLKO, #EX2      ; Enable INT2 interrupt
SETB     EA
JMP      $

END

```

11.5.6 INT3 Interrupt (falling edge) Only supports falling edge interrupts

C Language code

The test operating frequency is
 // 11.0592MHz;

```

#include "reg51.h"
#include "intrins.h"

sfr
sfr P1M0      P1M1      = 0x91;
sfr P0M1      = 0x92;
sfr P0M0      = 0x93;
sfr P0M0      = 0x94;
sfr P2M1      = 0x95;
sfr P2M0      = 0x96;
sfr P3M1      = 0xb1;
sfr P3M0      = 0xb2;
sfr P4M1      = 0xb3;
sfr P4M0      = 0xb4;
sfr P5M1      = 0xc9;
sfr P5M0      = 0xca;

sfr INTCLKO

#define EX2      = 0x8f;
#define EX3      0x10
#define EX4      0x20
sbit P10      0x40
                = P1^0;

void INT3_Isr() interrupt 11
{
    P10 = ! P10;      ; Test port
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;

```

```

P2M1 = 0x00;

P3M0 = 0x00;

P3M1 = 0x00;

P4M0 = 0x00;

P4M1 = 0x00;

P5M0 = 0x00;

P5M1 = 0x00;

INTCLKO = EX3;           //Enable INT3 interrupt

EA = 1;

while (1);

}

```

Assembly code

The test operating frequency is 11.0592MHz;

```

INTCLKO      DATA      8FH
EX2          EQU        10H
EX3          EQU        20H
EX4          EQU        40H

P1M1        DATA      091H
P1M0        DATA      092H
P0M1        DATA      093H
P0M0        DATA      094H
P2M1        DATA      095H
P2M0        DATA      096H
P3M1        DATA      0B1H
P3M0        DATA      0B2H
P4M1        DATA      0B3H
P4M0        DATA      0B4H
P5M1        DATA      0C9H
P5M0        DATA      0CAH

                ORG      0000H
                LJMP     MAIN
                ORG      005BH
                LJMP     INT3ISR

                ORG      0100H
INT3ISR:
                CPL      P1.0           Test port
                RETI

MAIN:
                MOV     SP, #5FH
                MOV     P0M0, #00H
                MOV     P0M1, #00H
                MOV     P1M0, #00H
                MOV     P1M1, #00H
                MOV     P2M0, #00H
                MOV     P2M1, #00H
                MOV     P3M0, #00H
                MOV     P3M1, #00H
                MOV     P4M0, #00H
                MOV     P4M1, #00H
                MOV     P5M0, #00H

```

```
MOV     PSM1, #00H
```

```
MOV     INTCLKO, #EX3
```

```
; Enable INT3 interrupt
```

```
SETB   EA
```

```
JMP     S
```

```
END
```

11.5.7 INT4 Interrupt (falling edge) Only supports falling edge interrupts

c Language code

```
// The test operating frequency is 11.0592MHz;
```

```
#include "reg51. h"
```

```
#include "intrins. h"
```

```
sfr
```

```
sfr P1M0      P1M1      = 0x91;
```

```
sfr P0M1      = 0x92;
```

```
sfr P0M0      = 0x93;
```

```
sfr P2M1      = 0x94;
```

```
sfr P2M0      = 0x95;
```

```
sfr P3M1      = 0x96;
```

```
sfr P3M0      = 0xb1;
```

```
sfr P3M0      = 0xb2;
```

```
sfr P4M1      = 0xb3;
```

```
sfr P4M0      = 0xb4;
```

```
sfr P5M1      = 0xc9;
```

```
sfr P5M0      = 0xca;
```

```
sfr INTCLKO
```

```
#define EX2      = 0x8f;
```

```
#define EX3      0x10
```

```
#define EX4      0x20
```

```
sbit P10      0x40
```

```
= P1^0;
```

```
void INT4_Isr() interrupt 16
```

```
{
```

```
    P10 = ! P10;
```

```
// Test port
```

```
}
```

```
void main()
```

```
{
```

```
    P0M0 = 0x00;
```

```
    P0M1 = 0x00;
```

```
    P1M0 = 0x00;
```

```
    P1M1 = 0x00;
```

```
    P2M0 = 0x00;
```

```
    P2M1 = 0x00;
```

```
    P3M0 = 0x00;
```

```
    P3M1 = 0x00;
```

```
    P4M0 = 0x00;
```

```
    P4M1 = 0x00;
```

```
    P5M0 = 0x00;
```

```
    P5M1 = 0x00;
```

```

INTCLKO = EX4;           //Enable INT4 interrupt
EA = 1;

while (1);
}

```

Assembly code

The test operating frequency is 11.0592MHz

```

INTCLKO      DATA      8FH
EX2          EQU        10H
EX3          EQU        20H
EX4          EQU        40H

P1M1        DATA      091H
P1M0        DATA      092H
P0M1        DATA      093H
P0M0        DATA      094H
P2M1        DATA      095H
P2M0        DATA      096H
P3M1        DATA      0B1H
P3M0        DATA      0B2H
P4M1        DATA      0B3H
P4M0        DATA      0B4H
P5M1        DATA      0C9H
P5M0        DATA      0CAH

ORG         0000H
LJMP       MAIN
ORG         0083H
LJMP       INT4ISR

ORG         0100H
INT4ISR:
CPL       P1.0           Test port
RETI

MAIN:
MOV       SP, #5FH
MOV       P0M0, #00H
MOV       P0M1, #00H
MOV       P1M0, #00H
MOV       P1M1, #00H
MOV       P2M0, #00H
MOV       P2M1, #00H
MOV       P3M0, #00H
MOV       P3M1, #00H
MOV       P4M0, #00H
MOV       P4M1, #00H
MOV       P5M0, #00H
MOV       P5M1, #00H

MOV       INTCLKO, #EX4           //Enable INT4 interrupt
SETB     EA
JMP      $

END

```

0 Timer interrupt 11.5.8

c Language code

The test operating frequency is

```

// 11.0592MHz

#include "reg51.h"
#include "intrins.h"

sfr
    P1M1          = 0x91;
sfr P1M0          = 0x92;
sfr P0M1          = 0x93;
sfr P0M0          = 0x94;
sfr P2M1          = 0x95;
sfr P2M0          = 0x96;
sfr P3M1          = 0xb1;
sfr P3M0          = 0xb2;
sfr P4M1          = 0xb3;
sfr P4M0          = 0xb4;
sfr P5M1          = 0xc9;
sfr P5M0          = 0xca;

sbit P10          = P1^0;

void TM0_Isr() interrupt 1
{
    P10 = ! P10; // Test port
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    TMOD = 0x00;
    TL0 = 0x66; //65536-11.0592M/12/1000
    TH0 = 0xfc;
    TR0 = 1; // Start the timer
    ET0 = 1; // Enable timer interrupt
    EA = 1;
    while (1);
}

```

Assembly code

The test operating frequency is

```

P1M1      DATA      091H
P1M0      DATA      092H
P0M1      DATA      093H
P0M0      DATA      094H
P2M1      DATA      095H
P2M0      DATA      096H
P3M1      DATA      0B1H
P3M0      DATA      0B2H
P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H
P5M0      DATA      0CAH

```

```

ORG      0000H
LJMP     MAIN
ORG      000BH
LJMP     TMOISR

```

```

ORG      0100H
TMOISR:

```

```

CPL      P1.0
RETI

```

MAIN:

```

MOV      SP, #5FH
MOV      P0M0, #00H
MOV      P0M1, #00H
MOV      P1M0, #00H
MOV      P1M1, #00H
MOV      P2M0, #00H
MOV      P2M1, #00H
MOV      P3M0, #00H
MOV      P3M1, #00H
MOV      P4M0, #00H
MOV      P4M1, #00H
MOV      P5M0, #00H
MOV      P5M1, #00H

```

```

MOV      TMOD, #00H
MOV      TL0, #66H
MOV      TH0, #0FCH
SETB     TR0
SETB     ET0
SETB     EA

```

```

JMP      S

```

```

END

```

Test port

;65536-11.0592M/12/1000

Start the timer
Enable timer interrupt

1 Timer interrupt 11.5.9

c Language code

The test operating frequency is


```

#include "reg51. h"

#include "intrins. h"

sfr
    P1M1          = 0x91;
sfr P1M0          = 0x92;
sfr P0M1          = 0x93;
sfr P0M0          = 0x94;
sfr P2M1          = 0x95;
sfr P2M0          = 0x96;
sfr P3M1          = 0xb1;
sfr P3M0          = 0xb2;
sfr P3M1          = 0xb3;
sfr P4M1          = 0xb4;
sfr P4M0          = 0xc9;
sfr P5M1          = 0xca;
sfr P5M0

sbit P10          = P1^0;

void TMI_Isr() interrupt 3
{
    P10 = ! P10;          // Test port
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    TMOD = 0x00;
    TLI = 0x66;          //65536-11.0592M/12/1000
    THI = 0xfc;
    TRI = 1;            // Start the timer
    ETI = 1;            // Enable timer interrupt
    EA = 1;
    while (1);
}

```

Assembly code

The test operating frequency is
11.0592MHz

```

P1M1          DATA          091H
P1M0          DATA          092H
P0M1          DATA          093H
P0M0          DATA          094H
P2M1          DATA          095H
P2M0          DATA          096H

```

```

P3M1      DATA      0B1H
P3M0      DATA      0B2H
P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H
P5M0      DATA      0CAH

```

```

ORG        0000H
LJMP      MAIN
ORG        001BH
LJMP      TMIISR

```

```
ORG        0100H
```

TMIISR:

```

CPL        P1.0
RETI

```

; Test port

MAIN:

```

MOV        SP, #5FH
MOV        P0M0, #00H
MOV        P0M1, #00H
MOV        P1M0, #00H
MOV        P1M1, #00H
MOV        P2M0, #00H
MOV        P2M1, #00H
MOV        P3M0, #00H
MOV        P3M1, #00H
MOV        P4M0, #00H
MOV        P4M1, #00H
MOV        P5M0, #00H
MOV        P5M1, #00H

```

```

MOV        TMOD, #00H
MOV        TL1, #66H
MOV        TH1, #0FCH
SETB      TR1
SETB      ET1
SETB      EA

```

```
JMP        S
```

```
END
```

;65536-11.0592M/12/1000

; Start the timer
; Enable timer interrupt

2 Timer interrupt 11.5.10

c Language code

The test operating frequency is

11.0592MHz

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```
sfr
```

T2L

```
= 0xd7;
```

```
sfr T2H
```

```
= 0xd6;
```

```
sfr AUXR
```

```
= 0x8e;
```

```
sfr IE2
```

```
= 0xaf;
```

```

#define      ET2                0x04
sfr        AUXINTIF            = 0xf;
#define      T2IF              0x01

sfr        P1M1                = 0x91;
sfr        P1M0                = 0x92;
sfr        P0M1                = 0x93;
sfr        P0M0                = 0x94;
sfr        P2M1                = 0x95;
sfr        P2M0                = 0x96;
sfr        P3M1                = 0xb1;
sfr        P3M0                = 0xb2;
sfr        P4M1                = 0xb3;
sfr        P4M0                = 0xb4;
sfr        P5M1                = 0xc9;
sfr        P5M0                = 0xca;

sbit       P10                 = P1^0;

void TM2_Isr() interrupt 12
{
    P10 = ! P10;                // Test port
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    T2L = 0x66;                //65536-11.0592M/12/1000
    T2H = 0xfc;
    AUXR = 0x10;                // Start the timer
    IE2 = ET2;                 // Enable timer interrupt
    EA = 1;
    while (1);
}

```

Assembly code

The test operating frequency is 11.0592MHz

```

T2L        DATA        0D7H
T2H        DATA        0D6H
AUXR       DATA        8EH
IE2        DATA        0AFH
ET2        EQU          04H
AUXINTIF   DATA        0EFH
T2IF       EQU          01H

```

```

P1M1      DATA      091H
P1M0      DATA      092H
P0M1      DATA      093H
P0M0      DATA      094H
P2M1      DATA      095H
P2M0      DATA      096H
P3M1      DATA      0B1H
P3M0      DATA      0B2H
P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H
P5M0      DATA      0CAH

```

```

ORG       0000H
LJMP     MAIN
ORG       0063H
LJMP     TM2ISR

```

```

ORG       0100H
TM2ISR:

```

```

CPL      P1.0
RETI

```

; Test port

```

MAIN:

```

```

MOV      SP, #5FH
MOV      P0M0, #00H
MOV      P0M1, #00H
MOV      P1M0, #00H
MOV      P1M1, #00H
MOV      P2M0, #00H
MOV      P2M1, #00H
MOV      P3M0, #00H
MOV      P3M1, #00H
MOV      P4M0, #00H
MOV      P4M1, #00H
MOV      P5M0, #00H
MOV      P5M1, #00H

```

```

MOV      T2L, #66H
MOV      T2H, #0FCH
MOV      AUXR, #10H
MOV      IE2, #ET2
SETB     EA

```

;65536-11.0592M/12/1000

; Start the timer
; Enable timer interrupt

```

JMP      S

```

```

END

```

3 Timer interrupt 11.5.11

c Language code

```

// The test operating frequency is 11.0592MHz

```

```

#include "reg51.h"

```

```
#include "intrins. h"
```

```
sfr      T3L          = 0xd5;
```

```
sfr      T3H          = 0xd4;
```

```
sfr      T4T3M        = 0xd1;
```

```
sfr      IE2          = 0xaf;
```

```
#define    ET3          0x20
```

```
sfr      AUXINTIF     = 0xef;
```

```
#define    T3IF        0x02
```

```
sfr      P1M1         = 0x91;
```

```
sfr      P1M0         = 0x92;
```

```
sfr      P0M1         = 0x93;
```

```
sfr      P0M0         = 0x94;
```

```
sfr      P2M1         = 0x95;
```

```
sfr      P2M0         = 0x96;
```

```
sfr      P3M1         = 0xb1;
```

```
sfr      P3M0         = 0xb2;
```

```
sfr      P4M1         = 0xb3;
```

```
sfr      P4M0         = 0xb4;
```

```
sfr      P5M1         = 0xc9;
```

```
sfr      P5M0         = 0xca;
```

```
sbit     P10          = P1^0;
```

```
void TM3_Isr() interrupt 19
```

```
{
```

```
    P10 = ! P10;
```

```
// Test port
```

```
}
```

```
void main()
```

```
{
```

```
    P0M0 = 0x00;
```

```
    P0M1 = 0x00;
```

```
    P1M0 = 0x00;
```

```
    P1M1 = 0x00;
```

```
    P2M0 = 0x00;
```

```
    P2M1 = 0x00;
```

```
    P3M0 = 0x00;
```

```
    P3M1 = 0x00;
```

```
    P4M0 = 0x00;
```

```
    P4M1 = 0x00;
```

```
    P5M0 = 0x00;
```

```
    P5M1 = 0x00;
```

```
    T3L = 0x66;
```

```
//65536-11.0592M/12/1000
```

```
    T3H = 0xfc;
```

```
    T4T3M = 0x08;
```

```
// Start the timer
```

```
    IE2 = ET3;
```

```
// Enable timer interrupt
```

```
    EA = 1;
```

```
    while (1);
```

```
}
```

Assembly code

```
The test operating frequency is 11.0592MHz
```

```
T3L
```

```
DATA
```

```
0D5H
```

```

T3H      DATA      0D4H
T4T3M    DATA      0D1H
IE2      DATA      0AFH
ET3      EQU        20H
AUXINTIF DATA      0EFH
T31F     EQU        02H

P1M1     DATA      091H
P1M0     DATA      092H
P0M1     DATA      093H
P0M0     DATA      094H
P2M1     DATA      095H
P2M0     DATA      096H
P3M1     DATA      0B1H
P3M0     DATA      0B2H
P4M1     DATA      0B3H
P4M0     DATA      0B4H
P5M1     DATA      0C9H
P5M0     DATA      0CAH

ORG      0000H
LJMP     MAIN
ORG      009BH
LJMP     TM3ISR

TM3ISR:  ORG      0100H

CPL     P1.0
RETI

MAIN:

MOV     SP, #5FH
MOV     P0M0, #00H
MOV     P0M1, #00H
MOV     P1M0, #00H
MOV     P1M1, #00H
MOV     P2M0, #00H
MOV     P2M1, #00H
MOV     P3M0, #00H
MOV     P3M1, #00H
MOV     P4M0, #00H
MOV     P4M1, #00H
MOV     P5M0, #00H
MOV     P5M1, #00H

MOV     T3L, #66H
MOV     T3H, #0FCH
MOV     T4T3M, #08H
MOV     IE2, #ET3
SETB   EA

JMP     $

END

```

Test port

;65536-1L.0592M/12/1000

```

; Start the timer
; Enable timer interrupt

```


4 Timer interrupt 11.5.12

c Language code

The test operating frequency is

```

#include "reg51.h"
#include "intrins.h"

sfr
    sfr T3H      T3L      = 0xd5;
    sfr T4L      = 0xd4;
    sfr T4H      = 0xd3;
    sfr T4T3M    = 0xd2;
    sfr IE2      = 0xaf;
#define ET3      0x20
#define ET4      0x40
sfr AUXINTIF    = 0xef;
#define T3IF     0x02
#define T4IF     0x04

sfr P1M1
    sfr P1M0    = 0x91;
    sfr P0M1    = 0x92;
    sfr P0M0    = 0x93;
    sfr P2M1    = 0x94;
    sfr P2M0    = 0x95;
    sfr P3M1    = 0x96;
    sfr P3M0    = 0xb1;
    sfr P4M1    = 0xb2;
    sfr P4M0    = 0xb3;
    sfr P5M1    = 0xc9;
    sfr P5M0    = 0xca;
sbit P10
    = P1^0;

void TM4_Isr() interrupt 20
{
    P10 = ! P10;           // Test port
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    T4L = 0x66;
    T4H = 0xfc;
}
//65536-11.0592M/12/1000

```

```

T4T3M = 0x80;
IE2 = ET4;
EA = 1;

while (1);
}

```

// Start the timer
// Enable timer interrupt

Assembly code

The test operating frequency is 11.0592MHz

T3L	DATA	0D5H
T3H	DATA	0D4H
T4L	DATA	0D3H
T4H	DATA	0D2H
T4T3M	DATA	0D1H
IE2	DATA	0AFH
ET3	EQU	20H
ET4	EQU	40H
AUXINTIF	DATA	0EFH
T3IF	EQU	02H
T4IF	EQU	04H

P1M1	DATA	091H
P1M0	DATA	092H
P0M1	DATA	093H
P0M0	DATA	094H
P2M1	DATA	095H
P2M0	DATA	096H
P3M1	DATA	0B1H
P3M0	DATA	0B2H
P4M1	DATA	0B3H
P4M0	DATA	0B4H
P5M1	DATA	0C9H
P5M0	DATA	0CAH

ORG	0000H
LJMP	MAIN
ORG	00A3H
LJMP	TM4ISR

ORG	0100H
-----	-------

TM4ISR:

CPL	P1.0
RETI	

Test port

MAIN:

MOV	SP, #5FH
MOV	P0M0, #00H
MOV	P0M1, #00H
MOV	P1M0, #00H
MOV	P1M1, #00H
MOV	P2M0, #00H
MOV	P2M1, #00H
MOV	P3M0, #00H
MOV	P3M1, #00H
MOV	P4M0, #00H
MOV	P4M1, #00H
MOV	P5M0, #00H

```

MOV          P5M1, #00H

MOV          T4L, #66H
MOV          T4H, #0FCH
MOV          T4T3M, #80H
MOV          IE2, #ET4
SETB        EA

JMP          $

END

```

;65536-11.0592M/12/1000
;Start the timer
;Enable timer interrupt

11.5.13 UART1 interrupt

c Language code

// The test operating frequency is
11.0592MHz;

```

#include "reg51. h"
#include "intrins. h"

sfr          T2L          = 0xd7;
sfr T2H      = 0xd6;
sfr AUXR     = 0x8e;
sfr P1M1     =
sfr P1M0     = 0x91;
sfr P0M1     = 0x92;
sfr P0M0     = 0x93;
sfr P2M1     = 0x94;
sfr P2M0     = 0x95;
sfr P3M1     = 0x96;
sfr P3M0     = 0xb1;
sfr P4M1     = 0xb2;
sfr P4M0     = 0xb3;
sfr P4M0     = 0xb4;
sfr P5M1     = 0xc9;
sfr P5M0     = 0xca;

sbit P10
sbit P11     = P1^0;
              = P1^1;

void UART1_Isr() interrupt 4
{
    if (TI)
    {
        TI = 0; // Clear interrupt sign
        P10 = ! P10; // Test port
    }
    if (RI)
    {
        RI = 0; // Clear interrupt sign
        P11 = ! P11; // Test port
    }
}

void main()

```

```

{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    SCON = 0x50;
    T2L = 0xe8; //65536-11059200/115200/4=0FFE8H
    T2H = 0xff;
    AUXR = 0x15; // Start the timer
    ES = 1; // Enable serial port interrupt
    EA = 1; // Send test data
    SBUF = 0x5a;
    while (1);
}

```

Assembly code

The test operating frequency is 11.0592MHz

T2L	DATA	0D7H	
T2H	DATA	0D6H	
AUXR	DATA	8EH	
P1M1	DATA	091H	
P1M0	DATA	092H	
P0M1	DATA	093H	
P0M0	DATA	094H	
P2M1	DATA	095H	
P2M0	DATA	096H	
P3M1	DATA	0B1H	
P3M0	DATA	0B2H	
P4M1	DATA	0B3H	
P4M0	DATA	0B4H	
P5M1	DATA	0C9H	
P5M0	DATA	0CAH	
	ORG	0000H	
	LJMP	MAIN	
	ORG	0023H	
	LJMP	UARTISR	
	ORG	0100H	
UARTISR:			
	JNB	TI,CHECKRI	
	CLR	TI	Clear
	CPL	P1.0	interrupt sign Test port
CHECKRI:			
	JNB	RI,ISREXIT	
	CLR	RI	Clear interrupt sign

```

CPL          P1.1          ; Test port
ISREXIT:
RETI

MAIN:
MOV          SP, #5FH
MOV          P0M0, #00H
MOV          P0M1, #00H
MOV          P1M0, #00H
MOV          P1M1, #00H
MOV          P2M0, #00H
MOV          P2M1, #00H
MOV          P3M0, #00H
MOV          P3M1, #00H
MOV          P4M0, #00H
MOV          P4M1, #00H
MOV          P5M0, #00H
MOV          P5M1, #00H

MOV          SCON, #50H
MOV          T2L, #0E8H          ; 65536-11059200/115200/4=0FFE8H
MOV          T2H, #0FFH
MOV          AUXR, #15H          ; Start the timer
SETB        ES                  ; Enable serial port interrupt
SETB        EA                  ; Send test data
MOV          SBUF, #5AH

JMP         $

END

```

11.5.14 UART2

interrupt

c Language code

```

// The test operating frequency is
// 11.0592MHz

```

```
#include "reg51. h"
```

```
#include "intrins. h"
```

```
sfr
```

```
sfr T2H          T2L          = 0xd7;
```

```
sfr AUXR        = 0xd6;
```

```
sfr S2CON       = 0x8e;
```

```
sfr S2BUF       = 0x9a;
```

```
sfr IE2         = 0x9b;
```

```
sfr IE2         = 0xaf;
```

```
#define ES2     0x01
```

```
sfr P1M1
```

```
sfr P1M0        = 0x91;
```

```
sfr P0M1        = 0x92;
```

```
sfr P0M0        = 0x93;
```

```
sfr P2M1        = 0x94;
```

```
sfr P2M0        = 0x95;
```

```
sfr P3M1        = 0x96;
```

```
sfr P3M0        = 0xb1;
```

```
sfr P3M0        = 0xb2;
```

```

sfr      P4M1      =      0xb3;
sfr      P4M0      =      0xb4;
sfr      P5M1      =      0xc9;
sfr      P5M0      =      0xca;

sbit     P12       =      P1^2;
sbit     P13       =      P1^3;

void UART2_Isr() interrupt 8
{
    if (S2CON & 0x02)
    {
        S2CON &= ~0x02;           //Clear
        P12 = ! P12;             interrupt sign //Test port
    }
    if (S2CON & 0x01)
    {
        S2CON &= ~0x01;         //Clear
        P13 = ! P13;           interrupt sign //Test port
    }
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    S2CON = 0x10;
    T2L = 0xe8;                 //65536-11059200/115200/4=0FFE8H
    T2H = 0xff;
    AUXR = 0x14;               //Start the timer
    IE2 = ES2;                 //Enable serial port interrupt
    EA = 1;                    //Send test data
    S2BUF = 0x5a;
    while (1);
}

```

Assembly code

The test operating frequency is 11.0592MHz

```

T2L      DATA      0D7H
T2H      DATA      0D6H
AUXR     DATA      8EH
S2CON    DATA      9AH
S2BUF    DATA      9BH
IE2      DATA      0AFH
ES2      EQU        01H

```

```

P1M1      DATA      091H
P1M0      DATA      092H
P0M1      DATA      093H
P0M0      DATA      094H
P2M1      DATA      095H
P2M0      DATA      096H
P3M1      DATA      0B1H
P3M0      DATA      0B2H
P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H
P5M0      DATA      0CAH

```

```

ORG      0000H
LJMP     MAIN
ORG      0043H
LJMP     UART2ISR

```

```

ORG      0100H
UART2ISR:

```

```

PUSH     ACC
PUSH     PSW
MOV      A,S2CON
JNB      ACC.1,CHECKRI
ANL      S2CON,#NOT 02H
CPL      P1.2

```

```

CHECKRI:

```

```

MOV      A,S2CON
JNB      ACC.0,ISREXIT
ANL      S2CON,#NOT 01H
CPL      P1.3

```

```

ISREXIT:

```

```

POP      PSW
POP      ACC
RETI

```

```

MAIN:

```

```

MOV      SP,#5FH
MOV      P0M0,#00H
MOV      P0M1,#00H
MOV      P1M0,#00H
MOV      P1M1,#00H
MOV      P2M0,#00H
MOV      P2M1,#00H
MOV      P3M0,#00H
MOV      P3M1,#00H
MOV      P4M0,#00H
MOV      P4M1,#00H
MOV      P5M0,#00H
MOV      P5M1,#00H

```

```

MOV      S2CON,#10H
MOV      T2L,#0E8H
MOV      T2H,#0FFH
MOV      AUXR,#14H
MOV      IE2,#ES2
SETB     EA
MOV      S2BUF,#5AH

```

```

; Clear
; interrupt sign Test port

```

```

; Clear
; interrupt sign Test port

```

```

;65536-11059200/115200/4=0FFE8H

```

```

; Start the timer
; Enable serial port interrupt
; Send test data

```


*JMP**S**END*

11.5.15 ADC interrupt

c Language code

// The test operating frequency is
11.0592MHz

```

#include "reg51.h"
#include "intrins.h"

sfr
sfr ADC_RES    ADC_CONTR    =    0xbc;
sfr ADC_RESL    =    0xbd;
sfr ADCCFG    =    0xbe;
sbit EADC    =    IE^5;
sfr P1M1
sfr P1M0    =    0x91;
sfr P0M1    =    0x92;
sfr P0M0    =    0x93;
sfr P2M1    =    0x94;
sfr P2M0    =    0x95;
sfr P3M1    =    0x96;
sfr P3M0    =    0xb1;
sfr P4M1    =    0xb2;
sfr P4M0    =    0xb3;
sfr P5M1    =    0xb4;
sfr P5M0    =    0xc9;
sfr P5M0    =    0xca;

void ADC_Isr() interrupt 5
{
    ADC_CONTR &= ~0x20; // Clear
    P0 = ADC_RES; // interrupt sign // Test port
    P2 = ADC_RESL; // Test port
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    ADCCFG = 0x00;

```

```

ADC_CONTR = 0xc0;
ADC = 1;
EA = 1;

while (1);
}

```

```

; Enable and start module
; Enable ADC Inbroken

```

Assembly code

The test operating frequency is 11.0592MHz;

```

ADC_CONTR    DATA    0BCH
ADC_RES      DATA    0BDH
ADC_RESL     DATA    0BEH
ADCCFG       DATA    0DEH
EADC         BIT      IE.5

P1M1         DATA    091H
P1M0         DATA    092H
P0M1         DATA    093H
P0M0         DATA    094H
P2M1         DATA    095H
P2M0         DATA    096H
P3M1         DATA    0B1H
P3M0         DATA    0B2H
P4M1         DATA    0B3H
P4M0         DATA    0B4H
P5M1         DATA    0C9H
P5M0         DATA    0CAH

ORG          0000H
LJMP        MAIN
ORG          002BH
LJMP        ADCISR

ORG          0100H
ADCISR:
ANL        ADC_CONTR,#NOT 20H    ; Clear
MOV        P0,ADC_RES           ; interrupt sign
MOV        P2,ADC_RESL          ; Test port
RETI                                           ; Test port

MAIN:
MOV        SP,#5FH
MOV        P0M0,#00H
MOV        P0M1,#00H
MOV        P1M0,#00H
MOV        P1M1,#00H
MOV        P2M0,#00H
MOV        P2M1,#00H
MOV        P3M0,#00H
MOV        P3M1,#00H
MOV        P4M0,#00H
MOV        P4M1,#00H
MOV        P5M0,#00H
MOV        P5M1,#00H

MOV        ADCCFG,#00H
MOV        ADC_CONTR,#0C0H    ; Enable and start module

```

```

SETB     EADC           ;Enable ADC interrupt
SETB     EA

JMP      S

END

```

11.5.16 LVD

interrupt

c Language code

// The test operating frequency is 11.0592MHz;

```

#include "reg51.h"
#include "intrins.h"

sfr
#define ENLVR   RSTCFG           = 0xff;
#define LVD2V2           = 0x40           //RSTCFG. 6
#define LVD2V4           = 0x00           //LVD@2.2V
#define LVD2V7           = 0x01           //LVD@2.4V
#define LVD3V0           = 0x02           //LVD@2.7V
#define LVD3V0           = 0x03           //LVD@3.0V
sbit ELVD           = IE^6;
#define LVDF           = 0x20           //PCON. 5
sfr P1M1
sfr P1M0           = 0x91;
sfr P0M1           = 0x92;
sfr P0M0           = 0x93;
sfr P2M1           = 0x94;
sfr P2M0           = 0x95;
sfr P3M1           = 0x96;
sfr P3M0           = 0xb1;
sfr P4M1           = 0xb2;
sfr P4M0           = 0xb3;
sfr P5M1           = 0xb4;
sfr P5M0           = 0xc9;
sfr P5M0           = 0xca;
sbit P10           = P1^0;

void LVD_Isr() interrupt 6
{
    PCON &= ~LVDF;           //Clear
    P10 = ! P10;           interrupt sign // Test port
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;

```

```

PAMI = 0x00;

PSM0 = 0x00;

PSM1 = 0x00;

PCON &= ~LVDF; // The interrupt flag needs to be cleared for power-up
                // Set up LVD The voltage divider

RSTCFG = LVD3V0;

ELVD = 1; // Enable LVD interrupt

EA = 1;

while (1);
}

```

Assembly code

The test operating frequency is
11.0592MHz

```

RSTCFG      DATA      0FFH
ENLVR       EQU        40H           ;RSTCFG, 6
LVD2V2      EQU        00H           ;LVD@2.2V
LVD2V4      EQU        01H           ;LVD@2.4V
LVD2V7      EQU        02H           ;LVD@2.7V
LVD3V0      EQU        03H           ;LVD@3.0V
ELVD        BIT        1E, 6
LVDF        EQU        20H           ;PCON, 5

P1M1        DATA      091H
P1M0        DATA      092H
P0M1        DATA      093H
P0M0        DATA      094H
P2M1        DATA      095H
P2M0        DATA      096H
P3M1        DATA      0B1H
P3M0        DATA      0B2H
P4M1        DATA      0B3H
P4M0        DATA      0B4H
P5M1        DATA      0C9H
P5M0        DATA      0CAH

                ORG      0000H
                LJMP     MAIN

                ORG      0033H
                LJMP     LVDISR

                ORG      0100H

LVDISR:

                ANL     PCON, #NOT LVDF      ; Clear
                CPL     P1.0                ; interrupt sign, Test port
                RETI

MAIN:

                MOV     SP, #5FH
                MOV     P0M0, #00H
                MOV     P0M1, #00H
                MOV     P1M0, #00H
                MOV     P1M1, #00H
                MOV     P2M0, #00H
                MOV     P2M1, #00H
                MOV     P3M0, #00H
                MOV     P3M1, #00H

```

```

MOV      P4M0, #00H
MOV      P4M1, #00H
MOV      P5M0, #00H
MOV      P5M1, #00H

```

```

ANL      PCON, #NOT LVDF
MOV      RSTCFG, #LVD3V0
SETB     ELVD
SETB     EA
JMP      $

```

```

END

```

; The interrupt flag needs to be cleared for power-up

```

; Set up LVD The voltage is 3.0V
; Enable LVD interrupt

```

11.5.17 Comparator interrupt

c Language code

// The test operating frequency is
11.0592MHz;

```

#include "reg51.h"
#include "intrins.h"

sfr      CMPCR1      = 0xc6;
sfr CMPCR2          = 0xc7;
sfr P1M1           = 0x91;
sfr P1M0           = 0x92;
sfr P0M1           = 0x93;
sfr P0M0           = 0x94;
sfr P2M1           = 0x95;
sfr P2M0           = 0x96;
sfr P3M1           = 0xb1;
sfr P3M0           = 0xb2;
sfr P4M1           = 0xb3;
sfr P4M0           = 0xb4;
sfr P5M1           = 0xc9;
sfr P5M0           = 0xca;
sbit P10          = P1^0;

void CMP_Isr() interrupt 21
{
    CMPCR1 &= ~0x40; // Clear
    P10 = ! P10;     // interrupt sign // Test port
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
}

```

```

P4M0 = 0x00;

P4M1 = 0x00;

P5M0 = 0x00;

P5M1 = 0x00;

CMPCR2 = 0x00;

CMPCR1 = 0x80;

CMPCR1 |= 0x30;
CMPCR1 &= ~0x08;
CMPCR1 |= 0x04;

CMPCR1 |= 0x02;

EA = 1;

while (1);
}

```

// Enable comparator module
// Enable comparator edge interrupt
// P3.6_{CMP+} The input pin
P3.7_{CMP-} Input pin
// Enable comparator output

Assembly code

The test operating frequency is
11.0592MHz

CMPCR1	DATA	0E6H	
CMPCR2	DATA	0E7H	
P1M1	DATA	091H	
P1M0	DATA	092H	
P0M1	DATA	093H	
P0M0	DATA	094H	
P2M1	DATA	095H	
P2M0	DATA	096H	
P3M1	DATA	0B1H	
P3M0	DATA	0B2H	
P4M1	DATA	0B3H	
P4M0	DATA	0B4H	
P5M1	DATA	0C9H	
P5M0	DATA	0CAH	
	ORG	0000H	
	LJMP	MAIN	
	ORG	00ABH	
	LJMP	CMPISR	
	ORG	0100H	
CMPISR:			
	ANL	CMPCR1,#NOT 40H	Clear
	CPL	P1.0	interrupt sign ; Test port
	RETI		
MAIN:			
	MOV	SP,#5FH	
	MOV	P0M0,#00H	
	MOV	P0M1,#00H	
	MOV	P1M0,#00H	
	MOV	P1M1,#00H	
	MOV	P2M0,#00H	
	MOV	P2M1,#00H	
	MOV	P3M0,#00H	
	MOV	P3M1,#00H	
	MOV	P4M0,#00H	
	MOV	P4M1,#00H	

```

MOV      P5M0, #00H
MOV      P5M1, #00H

MOV      CMPCR2, #00H
MOV      CMPCR1, #80H
ORL      CMPCR1, #30H
ANL      CMPCR1, #NOT 08H
ORL      CMPCR1, #04H
ORL      CMPCR1, #02H
SETB     EA

JMP      $

END

```

```

; Enable the comparator module to enable
; the comparator edge interrupt

```

```

;P3.6 CMP+ The input pin

```

```

;P3.7 CMP- Input pin

```

```

; Enable comparator output

```

11.5.18 SPI interrupt

c Language code

```

// The test operating frequency is
// 11.0592MHz

```

```

#include "reg51. h"

```

```

#include "intrins. h"

```

```

sfr

```

```

sfr SPSTAT          = 0xcd;

```

```

sfr SPCTL           = 0xce;

```

```

sfr SPDAT           = 0xcf;

```

```

sfr IE2             = 0xaf;

```

```

#define ESPI        0x02

```

```

sfr P1M1

```

```

sfr P1M0            = 0x91;

```

```

sfr P0M1            = 0x92;

```

```

sfr P0M0            = 0x93;

```

```

sfr P2M1            = 0x94;

```

```

sfr P2M0            = 0x95;

```

```

sfr P2M0            = 0x96;

```

```

sfr P3M1            = 0xb1;

```

```

sfr P3M0            = 0xb2;

```

```

sfr P4M1            = 0xb3;

```

```

sfr P4M0            = 0xb4;

```

```

sfr P4M0            = 0xc9;

```

```

sfr P5M1            = 0xca;

```

```

sfr P5M0

```

```

sbit P10            = P1^0;

```

```

void SPI_Isr() interrupt 9

```

```

{

```

```

    SPSTAT = 0xc0;

```

```

    P10 = ! P10;

```

```

}

```

```

// Clear

```

```

interrupt sign // Test port

```

```

void main()

```

```

{

```

```

P0M0 = 0x00;

```

```

P0M1 = 0x00;

```

```

P1M0 = 0x00;

```

```

Shenzhen Guoxin Artificial Intelligence Co., Ltd.

```

Domestic distributor phone number

Go to the pure technology exchange forum

- 423 -


```

P1M1 = 0x00;
P2M0 = 0x00;
P2M1 = 0x00;
P3M0 = 0x00;
P3M1 = 0x00;
P4M0 = 0x00;
P4M1 = 0x00;
P5M0 = 0x00;
P5M1 = 0x00;
SPCTL = 0x50;
SPSTAT = 0xc0;
IE2 = ESPI;
EA = 1;
SPDAT = 0x5a;
while (1);
}

```

Host mode //Enable SPI
//Clear interrupt sign
//Enable SPI interrupt
//Send test data

Assembly code

The test operating frequency is 11.0592MHz

```

SPSTAT      DATA      0CDH
SPCTL       DATA      0CEH
SPDAT       DATA      0CFH
IE2         DATA      0AFH
ESPI        EQU        02H

P1M1        DATA      091H
P1M0        DATA      092H
P0M1        DATA      093H
P0M0        DATA      094H
P2M1        DATA      095H
P2M0        DATA      096H
P3M1        DATA      0B1H
P3M0        DATA      0B2H
P4M1        DATA      0B3H
P4M0        DATA      0B4H
P5M1        DATA      0C9H
P5M0        DATA      0CAH

                ORG      0000H
                LJMP     MAIN
                ORG      004BH
                LJMP     SPISR

                ORG      0100H
SPISR:
                MOV     SPSTAT,#0C0H
                CPL     PI.0
                RETI

MAIN:
                MOV     SP,#5FH
                MOV     P0M0,#00H
                MOV     P0M1,#00H
                MOV     P1M0,#00H
                MOV     P1M1,#00H

```

Clear interrupt sign, Test port

```

MOV      P2M0, #00H
MOV      P2M1, #00H
MOV      P3M0, #00H
MOV      P3M1, #00H
MOV      P4M0, #00H
MOV      P4M1, #00H
MOV      P5M0, #00H
MOV      P5M1, #00H

MOV      SPCTL, #50H
MOV      SPSTAT, #0C0H
MOV      IE2, #ESPI
SETB     EA
MOV      SPDAT, #5AH

JMP      S

END

```

Host mode , Enable SPI
; Clear interrupt sign
; Enable SPI interrupt
; Send test data

11.5.19 I2C

interrupt

c Language code

// The test operating frequency is 11.0592MHz

```

#include "reg51. h"
#include "intrins. h"

sfr
#define I2CCFG      P_SW2          = 0xba;
#define I2CMSCR
#define I2CMSST    (*(unsigned char volatile xdata *)0xfe80)
#define I2CSLCR    (*(unsigned char volatile xdata *)0xfe81)
#define I2CSLST    (*(unsigned char volatile xdata *)0xfe82)
#define I2CSLADR   (*(unsigned char volatile xdata *)0xfe83)
#define I2CTXD     (*(unsigned char volatile xdata *)0xfe85)
#define I2I        (*(unsigned char volatile xdata *)0xfe86)

efine I2CRXD

sfr P1M1          (*(unsigned char volatile xdata *)0xfe87)
sfr P1M0
sfr P0M1          = 0x91;
sfr P0M0          = 0x92;
sfr P2M1          = 0x93;
sfr P2M0          = 0x94;
sfr P3M1          = 0x95;
sfr P3M0          = 0x96;
sfr P3M1          = 0xb1;
sfr P4M1          = 0xb2;
sfr P4M0          = 0xb3;
sfr P5M1          = 0xb4;
sfr P5M0          = 0xc9;
sbit P10          = 0xc8;
sbit P1^0        = P1^0;

```

void I2C_Isr() interrupt 24

{

```

    _push_(P_SW2);
    P_SW2 |= 0x80;
    if (I2CMSST & 0x40)
    {
        I2CMSST &= ~0x40;
        P10 = ! P10;
    }
    _pop_(P_SW2);
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    P_SW2 = 0x80;
    I2CCFG = 0xc0;
    I2CMSCR = 0x80;
    P_SW2 = 0x00;
    EA = 1;
    P_SW2 = 0x80;
    I2CMSCR = 0x81;
    P_SW2 = 0x00;
    while (1);
}

```

// Clear interrupt sign // Test port
 // Enable I2C Host mode
 // Enable I2C interrupt
 // Send start command

Assembly code

The test operating frequency is 11.0592MHz

P_SW2	DATA	0BAH
I2CCFG	XDATA	0FE80H
I2CMSCR	XDATA	0FE81H
I2CMSST	XDATA	0FE82H
I2CSLCR	XDATA	0FE83H
I2CSLST	XDATA	0FE84H
I2CSLADR	XDATA	0FE85H
I2CTXD	XDATA	0FE86H
I2CRXD	XDATA	0FE87H
P1M1	DATA	091H
P1M0	DATA	092H
P0M1	DATA	093H
P0M0	DATA	094H
P2M1	DATA	095H
P2M0	DATA	096H

```

P3M1      DATA      0B1H
P3M0      DATA      0B2H
P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H
P5M0      DATA      0CAH

```

```

ORG       0000H
LJMP     MAIN
ORG       00C3H
LJMP     I2CISR

```

I2CISR:

```

PUSH     ACC
PUSH     DPL
PUSH     DPH
PUSH     P_SW2
MOV      P_SW2,#80H
MOV      DPTR,#I2CMSST
MOVX     A,@DPTR
ANL     A,#NOT 40H
MOVX     @DPTR,A
CPL     P1.0
POP      P_SW2
POP      DPH
POP      DPL
POP      ACC
RETI

```

MAIN:

```

MOV      SP,#5FH
MOV      P0M0,#00H
MOV      P0M1,#00H
MOV      P1M0,#00H
MOV      P1M1,#00H
MOV      P2M0,#00H
MOV      P2M1,#00H
MOV      P3M0,#00H
MOV      P3M1,#00H
MOV      P4M0,#00H
MOV      P4M1,#00H
MOV      P5M0,#00H
MOV      P5M1,#00H

```

```

MOV      P_SW2,#80H
MOV      A,#0C0H
MOV      DPTR,#I2CCFG
MOVX     @DPTR,A
MOV      A,#80H
MOV      DPTR,#I2CMSCR
MOVX     @DPTR,A
MOV      P_SW2,#00H
SETB     EA

```

```

MOV      P_SW2,#80H
MOV      A,#081H
MOV      DPTR,#I2CMSCR
MOVX     @DPTR,A

```

Clear
interrupt sign Test port

Enable I2C Host mode

Enable I2C interrupt

Send start command

MOV *P_SW2,#00H*

JMP *S*

END

STC MCU

12 I/O Port interrupt

STC12H Interrupt, and supports several interrupt modes: falling edge interrupt, rising edge interrupt, low-level High-level interrupt. Each group supports have independent interrupt entry addresses, and each can set the interrupt mode independently. I/O

After testing, it was found that I/O There is a problem with the mouth interruption, please do not use it for the time being

12.1 I/O Port interrupt related registers

symbol	description	address	Bit address and symbol								Reset value
			B7	B6	B5	B4	B3	B2	B1	B0	
P0INTE	P0 Port interrupt enable register	FD00H	P07INTE	P06INTE	P05INTE P04INTE	P03INTE P02INTE			P01INTE	P00INTE 0000,0000	
P1INTE	P1 Port interrupt enable register	FD01H	P17INTE	P16INTE	P15INTE P14INTE	P13INTE P12INTE			P11INTE	P10INTE 0000,0000	
P2INTE	P2 Port interrupt enable register	FD02H	P27INTE	P26INTE	P25INTE P24INTE	P23INTE P22INTE			P21INTE	P20INTE 0000,0000	
P3INTE	P3 Port interrupt enable register	FD03H	P37INTE	P36INTE	P35INTE	P34INTE P33INTE	P32INTE		P31INTE	P30INTE 0000,0000	
P5INTE	P5 Port interrupt enable register	FD05H	P57INTE	P56INTE	P55INTE	P54INTE P53INTE	P52INTE		P51INTE	P50INTE 0000,0000	
P0INTF	P0 Port interrupt flag register	FD10H	P07INTF	P06INTF	P05INTF	P04INTF	P03INTF	P02INTF	P01INTF	P00INTF 0000,0000	
P1INTF	P1 Port interrupt flag register	FD11H	P17INTF	P16INTF	P15INTF	P14INTF	P13INTF	P12INTF	P11INTF	P10INTF 0000,0000	
P2INTF	P2 Port interrupt flag register	FD12H	P27INTF	P26INTF	P25INTF P24INTF	P23INTF P22INTF			P21INTF	P20INTF 0000,0000	
P3INTF	P3 Port interrupt flag register	FD13H	P37INTF	P36INTF	P35INTF P34INTF	P33INTF P32INTF			P31INTF	P30INTF 0000,0000	
P5INTF	P5 Port interrupt flag register	FD15H	P57INTF	P56INTF	P55INTF P54INTF	P53INTF P52INTF			P51INTF	P50INTF 0000,0000	
P0IM0	P0 Port interrupt mode register	FD20H	P07IM0	P06IM0	P05IM0	P04IM0	P03IM0	P02IM0	P01IM0	P00IM0 0000,0000	
P1IM0	P1 Port interrupt mode register	FD21H	P17IM0	P16IM0	P15IM0	P14IM0	P13IM0	P12IM0	P11IM0	P10IM0 0000,0000	
P2IM0	P2 Port interrupt mode register	FD22H	P27IM0	P26IM0	P25IM0	P24IM0	P23IM0	P22IM0	P21IM0	P20IM0 0000,0000	
P3IM0	P3 Port interrupt mode register	FD23H	P37IM0	P36IM0	P35IM0	P34IM0	P33IM0	P32IM0	P31IM0	P30IM0 0000,0000	
P5IM0	P5 Port interrupt mode register	FD25H	P57IM0	P56IM0	P55IM0	P54IM0	P53IM0	P52IM0	P51IM0	P50IM0 0000,0000	
P0IM1	P0 Port interrupt mode register	FD30H	P07IM1	P06IM1	P05IM1	P04IM1	P03IM1	P02IM1	P01IM1	P00IM1 0000,0000	
P1IM1	P1 Port interrupt mode register	FD31H	P17IM1	P16IM1	P15IM1	P14IM1	P13IM1	P12IM1	P11IM1	P10IM1 0000,0000	
P2IM1	P2 Port interrupt mode register	FD32H	P27IM1	P26IM1	P25IM1	P24IM1	P23IM1	P22IM1	P21IM1	P20IM1 0000,0000	
P3IM1	P3 Port interrupt mode register	FD33H	P37IM1	P36IM1	P35IM1	P34IM1	P33IM1	P32IM1	P31IM1	P30IM1 0000,0000	
P5IM1	P5 Port interrupt mode register	FD35H	P57IM1	P56IM1	P55IM1	P54IM1	P53IM1	P52IM1	P51IM1	P50IM1 0000,0000	

Port interrupt enable register

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
P0INTE	FD00H	P07INTE	P06INTE	P05INTE	P04INTE	P03INTE	P02INTE	P01INTE	P00INTE
P1INTE	FD01H	P17INTE	P16INTE	P15INTE	P14INTE	P13INTE	P12INTE	P11INTE	P10INTE
P2INTE	FD02H	P27INTE	P26INTE	P25INTE	P24INTE	P23INTE	P22INTE	P21INTE	P20INTE
P3INTE	FD03H	P37INTE	P36INTE	P35INTE	P34INTE	P33INTE	P32INTE	P31INTE	P30INTE
P5INTE	FD05H	P57INTE	P56INTE	P55INTE	P54INTE	P53INTE	P52INTE	P51INTE	P50INTE

: Port interrupt enables the control bit ($P_nINTE.x$)

0: Closed Port interrupt function P_n .
 1: Enable Port interrupt function

Port interrupt flag register

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
P0INTF	FD10H	P07INTF	P06INTF	P05INTF	P04INTF	P03INTF	P02INTF	P01INTF	P00INTF
P1INTF	FD11H	P17INTF	P16INTF	P15INTF	P14INTF	P13INTF	P12INTF	P11INTF	P10INTF
P2INTF	FD12H	P27INTF	P26INTF	P25INTF	P24INTF	P23INTF	P22INTF	P21INTF	P20INTF
P3INTF	FD13H	P37INTF	P36INTF	P35INTF	P34INTF	P33INTF	P32INTF	P31INTF	P30INTF
P5INTF	FD15H	P57INTF	P56INTF	P55INTF	P54INTF	P53INTF	P52INTF	P51INTF	P50INTF

: Port interrupt request flag ($P_nINTF.x$)

0: The port did not interrupt the request
 1: There is an interrupt request at the port. If the interrupt is enabled, the interrupt service program will be entered.

0:
 1:

Port interrupt mode configuration register

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
P0IM0	FD20H	P07IM0	P06IM0	P05IM0	P04IM0	P03IM0	P02IM0	P01IM0	P00IM0
P0IM1	FD30H	P07IM1	P06IM1	P05IM1	P04IM1	P03IM1	P02IM1	P01IM1	P00IM1
P1IM0	FD21H	P17IM0	P16IM0	P15IM0	P14IM0	P13IM0	P12IM0	P11IM0	P10IM0
P1IM1	FD31H	P17IM1	P16IM1	P15IM1	P14IM1	P13IM1	P12IM1	P11IM1	P10IM1
P2IM0	FD22H	P27IM0	P26IM0	P25IM0	P24IM0	P23IM0	P22IM0	P21IM0	P20IM0
P2IM1	FD32H	P27IM1	P26IM1	P25IM1	P24IM1	P23IM1	P22IM1	P21IM1	P20IM1
P3IM0	FD23H	P37IM0	P36IM0	P35IM0	P34IM0	P33IM0	P32IM0	P31IM0	P30IM0
P3IM1	FD33H	P37IM1	P36IM1	P35IM1	P34IM1	P33IM1	P32IM1	P31IM1	P30IM1
P5IM0	FD25H	P57IM0	P56IM0	P55IM0	P54IM0	P53IM0	P52IM0	P51IM0	P50IM0
P5IM1	FD35H	P57IM1	P56IM1	P55IM1	P54IM1	P53IM1	P52IM1	P51IM1	P50IM1

Configure the mode of the port

$P_nIM1.x$	$P_nIM0.x$	Port interrupt mode P_n .
0	0	x Falling edge interrupt
0	1	rising edge interrupt
1	0	low-level interrupt
1	1	high-level interrupt

12.2 Sample program

12.2.1 P0 The falling edge of the mouth is interrupted

C Language code

```
// The test operating frequency is
// 11.0592MHz;
```

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```
sfr
```

```
    P0M0          P0M0          = 0x94;
```

```
    sfr P0M1          = 0x93;
```

```
    sfr P1M0          = 0x92;
```

```
    sfr P1M1          = 0x91;
```

```
    sfr P2M0          = 0x96;
```

```
    sfr P2M1          = 0x95;
```

```
    sfr P3M0          = 0xb2;
```

```
    sfr P3M1          = 0xb1;
```

```
    sfr P3M2          = 0xb4;
```

```
    sfr P4M0          = 0xb3;
```

```
    sfr P4M1          = 0xca;
```

```
    sfr P5M0          = 0xc9;
```

```
    sfr P5M1          = 0xcc;
```

```
    sfr P6M0          = 0xcb;
```

```
    sfr P6M1          = 0xe2;
```

```
    sfr P7M0          = 0xe1;
```

```
    sfr P7M1
```

```
    sfr P_SW2          = 0xba;
```

```
#define P0INTE
```

```
#define P0INTF          (*(unsigned char volatile xdata *)0xf00)
```

```
#define P0IM0          (*(unsigned char volatile xdata *)0xf10)
```

```
#define P0IM1          (*(unsigned char volatile xdata *)0xf20)
```

```
#define P0IMI          (*(unsigned char volatile xdata *)0xf30)
```

```
void main()
```

```
{
```

```
    P0M0 = 0x00;
```

```
    P0M1 = 0x00;
```

```
    P1M0 = 0x00;
```

```
    P1M1 = 0x00;
```

```
    P2M0 = 0x00;
```

```
    P2M1 = 0x00;
```

```
    P3M0 = 0x00;
```

```
    P3M1 = 0x00;
```

```
    P4M0 = 0x00;
```

```
    P4M1 = 0x00;
```

```
    P5M0 = 0x00;
```

```
    P5M1 = 0x00;
```

```
    P_SW2 |= 0x80;
```

```
    P0IM0 = 0x00;
```

```
    P0IM1 = 0x00;
```

```
    P0INTE = 0xff;
```

```
    P_SW2 &= ~0x80;
```

```
    EA = 1;
```

```
// Falling edge interrupt
```

```
// Enable P0 Port interrupt
```

```

while (1);
}

```

// Since the interrupt vector is greater than 13, Cannot be compiled directly in Must borrow the first 13 Interrupt entry address

```

void common_isr() interrupt 13
{
    unsigned char psw2_st;
    unsigned char intf;
    psw2_st = P_SW2;
    P_SW2 |= 0x80;
    intf = P0INTF;
    if (intf)
    {
        P0INTF = 0x00;
        if (intf & 0x01)
        {
            //P0.0 Port interrupt
        }
        if (intf & 0x02)
        {
            //P0.1 Port interrupt
        }
        if (intf & 0x04)
        {
            //P0.2 Port interrupt
        }
        if (intf & 0x08)
        {
            //P0.3 Port interrupt
        }
        if (intf & 0x10)
        {
            //P0.4 Port interrupt
        }
        if (intf & 0x20)
        {
            //P0.5 Port interrupt
        }
        if (intf & 0x40)
        {
            //P0.6 Port interrupt
        }
        if (intf & 0x80)
        {
            //P0.7 Port interrupt
        }
    }
    P_SW2 = psw2_st;
}

```

// ISR.ASM
// Save the following code as ISR.ASM, Then add the file to the project

```

CSEG AT 012BH ;P0 Port interrupt entry address
JMP POINT_ISR
POINT_ISR:

```

JMP *006BH*
END

;borrow 13 The entry address of the number interruption

Assembly code

The test operating frequency is
11.0592MHz

P0M0 *DATA* *094H*
P0M1 *DATA* *093H*
P1M0 *DATA* *092H*
P1M1 *DATA* *091H*
P2M0 *DATA* *096H*
P2M1 *DATA* *095H*
P3M0 *DATA* *0B2H*
P3M1 *DATA* *0B1H*
P4M0 *DATA* *0B4H*
P4M1 *DATA* *0B3H*
P5M0 *DATA* *0CAH*
P5M1 *DATA* *0C9H*
P6M0 *DATA* *0CCH*
P6M1 *DATA* *0CBH*
P7M0 *DATA* *0E2H*
P7M1 *DATA* *0E1H*

P_SW2 *DATA* *0BAH*

P0INTE *XDATA* *0FD00H*
P0INTF *XDATA* *0FD10H*
P0IM0 *XDATA* *0FD20H*
P0IM1 *XDATA* *0FD30H*

ORG *0000H*
LJMP *MAIN*

ORG *012BH*

;P0 Port interrupt entry address

POINT_ISR:

PUSH *ACC*
PUSH *B*
PUSH *DPL*
PUSH *DPH*
PUSH *P_SW2*

MOV *DPTR,#P0INTF*
MOVX *A,@DPTR*
MOV *B,A*
CLR *A*
MOVX *@DPTR,A*
MOV *A,B*

CHECKP00:

JNB *ACC.0,CHECKP01*
NOP

;P0.0 Port interrupt

CHECKP01:

JNB *ACC.1,CHECKP02*
NOP

;P0.1 Port interrupt

CHECKP02:

JNB *ACC.2,CHECKP03*
NOP

;P0.2 Port interrupt

CHECKP03:

```
JNB ACC.3,CHECKP04
NOP ;P0.3 Port interrupt
```

CHECKP04:

```
JNB ACC.4,CHECKP05
NOP ;P0.4 Port interrupt
```

CHECKP05:

```
JNB ACC.5,CHECKP06
NOP ;P0.5 Port interrupt
```

CHECKP06:

```
JNB ACC.6,CHECKP07
NOP ;P0.6 Port interrupt
```

CHECKP07:

```
JNB ACC.7,POISREXIT
NOP ;P0.7 Port interrupt
```

POISREXIT:

```
POP P_SW2
POP DPH
POP DPL
POP B
POP ACC
RETI
```

MAIN:

```
ORG 0200H
MOV SP,#5FH
MOV P0M0,#00H
MOV P0M1,#00H
MOV P1M0,#00H
MOV P1M1,#00H
MOV P2M0,#00H
MOV P2M1,#00H
MOV P3M0,#00H
MOV P3M1,#00H
ORL P_SW2,#80H
CLR A
MOV DPTR,#P0IM0 ;Falling edge interrupt
MOVX @DPTR,A
MOV DPTR,#P0IMI
MOVX @DPTR,A
MOV DPTR,#P0INTE
MOV A,#0FFH
MOVX @DPTR,A ;Enable P0 Port interrupt
ANL P_SW2,#7FH
SETB EA
JMP S
END
```

12.2.2

P1 The rising edge of the mouth is interrupted

c Language code

// The test operating frequency is
11.0592MHz

```

#include "reg51. h"
#include "intrins. h"

sfr
    P0M0          = 0x94;
sfr P0M1          = 0x93;
sfr P1M0          = 0x92;
sfr P1M1          = 0x91;
sfr P2M0          = 0x96;
sfr P2M1          = 0x95;
sfr P3M0          = 0xb2;
sfr P3M1          = 0xb1;
sfr P4M0          = 0xb4;
sfr P4M1          = 0xb3;
sfr P5M0          = 0xc9;
sfr P5M1          = 0xcc;
sfr P6M0          = 0xcb;
sfr P6M1          = 0xe2;
sfr P7M0          = 0xe1;
sfr P7M1          = 0xba;
sfr P_SW2        = 0xba;

#define PIINTE
#define PIINTF    (*(unsigned char volatile xdata *)0xfd01)
#define PIIM0     (*(unsigned char volatile xdata *)0xfd11)
#define PIIM1     (*(unsigned char volatile xdata *)0xfd21)
#define PIIMI     (*(unsigned char volatile xdata *)0xfd31)

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    P_SW2 |= 0x80; // Rising edge interrupt
    PIIM0 = 0xff; // Enable P1 Port interrupt
    PIIM1 = 0x00;
    PIINTE = 0xff;
    P_SW2 &= ~0x80;
    EA = 1;
    while (1);
}

```

// Since the interrupt vector is greater than 13, cannot be compiled directly in
// Must borrow the first 13 Interrupt entry address

void common_isr() interrupt 13

```

{
    unsigned char psw2_st;

    unsigned char intf;

    psw2_st = P_SW2;
    P_SW2 |= 0x80;
    intf = PIINTF;
    if (intf)
    {

        PIINTF = 0x00;
        if (intf & 0x01)
        {
            //P1.0 Port interrupt
        }
        if (intf & 0x02)
        {
            //P1.1 Port interrupt
        }
        if (intf & 0x04)
        {
            //P1.2 Port interrupt
        }
        if (intf & 0x08)
        {
            //P1.3 Port interrupt
        }
        if (intf & 0x10)
        {
            //P1.4 Port interrupt
        }
        if (intf & 0x20)
        {
            //P1.5 Port interrupt
        }
        if (intf & 0x40)
        {
            //P1.6 Port interrupt
        }
        if (intf & 0x80)
        {
            //P1.7 Port interrupt
        }
    }
    P_SW2 = psw2_st;
}

```

// ISR.ASM

// Save the following code as *ISR.ASM*, Then add the file to the project

```

        CSEG                AT 0133H                ;P1 Port interrupt entry address
        JMP                PIINT_ISR

PIINT_ISR:

        JMP                006BH                    ;borrow 13 The entry address of the number interruption
        END

```

Assembly code

The test operating frequency is

P0M0	DATA	094H	
P0M1	DATA	093H	
P1M0	DATA	092H	
P1M1	DATA	091H	
P2M0	DATA	096H	
P2M1	DATA	095H	
P3M0	DATA	0B2H	
P3M1	DATA	0B1H	
P4M0	DATA	0B4H	
P4M1	DATA	0B3H	
P5M0	DATA	0CAH	
P5M1	DATA	0C9H	
P6M0	DATA	0CCH	
P6M1	DATA	0CBH	
P7M0	DATA	0E2H	
P7M1	DATA	0E1H	
P_SW2	DATA	0BAH	
PIINTE	XDATA	0FD01H	
PIINTF	XDATA	0FD11H	
PIIM0	XDATA	0FD21H	
PIIM1	XDATA	0FD31H	
	ORG	0000H	
	LJMP	MAIN	
	ORG	0133H	;P1 Port interrupt entry address
PIINT_ISR:			
	PUSH	ACC	
	PUSH	B	
	PUSH	DPL	
	PUSH	DPH	
	PUSH	P_SW2	
	MOV	DPTR,#PIINTF	
	MOVX	A,@DPTR	
	MOV	B,A	
	CLR	A	
	MOVX	@DPTR,A	
	MOV	A,B	
CHECKP10:			
	JNB	ACC.0,CHECKP11	
	NOP		;P1.0 Port interrupt
CHECKP11:			
	JNB	ACC.1,CHECKP12	
	NOP		;P1.1 Port interrupt
CHECKP12:			
	JNB	ACC.2,CHECKP13	
	NOP		;P1.2 Port interrupt
CHECKP13:			
	JNB	ACC.3,CHECKP14	
	NOP		;P1.3 Port interrupt
CHECKP14:			
	JNB	ACC.4,CHECKP15	
	NOP		;P1.4 Port interrupt
CHECKP15:			


```

JNB ACC. 5,CHECKP16
NOP ;P1.5 Port interrupt
CHECKP16:
JNB ACC. 6,CHECKP17
NOP ;P1.6 Port interrupt
CHECKP17:
JNB ACC. 7,PIISREXIT
NOP ;P1.7 Port interrupt
PIISREXIT:
POP P_SW2
POP DPH
POP DPL
POP B
POP ACC
RETI

ORG 0200H
MAIN:
MOV SP,#5FH

MOV P0M0,#00H
MOV P0M1,#00H
MOV P1M0,#00H
MOV P1M1,#00H
MOV P2M0,#00H
MOV P2M1,#00H
MOV P3M0,#00H
MOV P3M1,#00H

ORL P_SW2,#80H
CLR A
MOV DPTR,# P1IM0 ; Falling edge interrupt
MOVX @DPTR,A
MOV DPTR,# P1IM1
MOVX @DPTR,A
MOV DPTR,# P1INTE
MOV A,#0FFH
MOVX @DPTR,A ; Enable P1 Port interrupt
ANL P_SW2,#7FH

SETB EA
JMP S

END

```

12.2.3 P2 Port low-level interrupt

C Language code

// The test operating frequency is 11.0592MHz;

```

#include "reg51.h"
#include "intrins.h"

```

```

sfr      P0M0      = 0x94;
sfr      P0M1      = 0x93;
sfr      P1M0      = 0x92;
sfr      P1M1      = 0x91;
sfr      P2M0      = 0x96;
sfr      P2M1      = 0x95;
sfr      P3M0      = 0xb2;
sfr      P3M1      = 0xb1;
sfr      P4M0      = 0xb4;
sfr      P4M1      = 0xb3;
sfr      P5M0      = 0xca;
sfr      P5M1      = 0xc9;
sfr      P6M0      = 0xcc;
sfr      P6M1      = 0xcb;
sfr      P7M0      = 0xe2;
sfr      P7M1      = 0xe1;

```

```

sfr      P_SW2     = 0xba;

```

```

#define    P2INTE   (*(unsigned char volatile xdata *)0xfd02)
#define    P2INTF   (*(unsigned char volatile xdata *)0xfd12)
#define    P2IM0    (*(unsigned char volatile xdata *)0xfd22)
#define    P2IMI    (*(unsigned char volatile xdata *)0xfd32)

```

```

void main()

```

```

{

```

```

    P0M0 = 0x00;

```

```

    P0M1 = 0x00;

```

```

    P1M0 = 0x00;

```

```

    P1M1 = 0x00;

```

```

    P2M0 = 0x00;

```

```

    P2M1 = 0x00;

```

```

    P3M0 = 0x00;

```

```

    P3M1 = 0x00;

```

```

    P4M0 = 0x00;

```

```

    P4M1 = 0x00;

```

```

    P5M0 = 0x00;

```

```

    P5M1 = 0x00;

```

```

    P_SW2 |= 0x80;

```

```

    P2IM0 = 0x00;

```

```

    P2IMI = 0xff;

```

```

    P2INTE = 0xff;

```

```

    P_SW2 &= ~0x80;

```

```

    EA = 1;

```

```

    while (1);

```

```

}

```

Since the interrupt vector is greater than 13, it cannot be compiled directly in the first 13 interrupt entry addresses. Must borrow the first 13

```

void common_isr() interrupt 13

```

```

{

```

```

    unsigned char psw2_st;

```

```

    unsigned char intf;

```

```

    psw2_st = P_SW2;

```

```

    P_SW2 |= 0x80;

```

```

//Low-level interrupt

```

```

//Enable P2 Port interrupt

```

```

    intf = P2INTF;
    if (intf)
    {
        P2INTF = 0x00;

        if (intf & 0x01)
        {
            //P2.0 Port interrupt
        }

        if (intf & 0x02)
        {
            //P2.1 Port interrupt
        }

        if (intf & 0x04)
        {
            //P2.2 Port interrupt
        }

        if (intf & 0x08)
        {
            //P0.3 Port interrupt
        }

        if (intf & 0x10)
        {
            //P2.4 Port interrupt
        }

        if (intf & 0x20)
        {
            //P2.5 Port interrupt
        }

        if (intf & 0x40)
        {
            //P2.6 Port interrupt
        }

        if (intf & 0x80)
        {
            //P2.7 Port interrupt
        }

        P_SW2 = psw2_st;
    }
}

```

// ISR. ASM

// Save the following code as `ISR.ASM`, Then add the file to the project

```

                CSEG                AT 013BH                ;P2 Port interrupt entry address
                JMP                P2INT_ISR

P2INT_ISR:
                JMP                006BH                ;borrow 13 The entry address of the number interruption
                END

```

Assembly code

The test operating frequency is 11.0592MHz

```

P0M0        DATA        094H
P0M1        DATA        093H
P1M0        DATA        092H
P1M1        DATA        091H

```

```

P2M0      DATA      096H
P2M1      DATA      095H
P3M0      DATA      0B2H
P3M1      DATA      0B1H
P4M0      DATA      0B4H
P4M1      DATA      0B3H
P5M0      DATA      0CAH
P5M1      DATA      0C9H
P6M0      DATA      0CCH
P6M1      DATA      0CBH
P7M0      DATA      0E2H
P7M1      DATA      0E1H

```

```

P_SW2     DATA      0BAH

```

```

P2INTE    XDATA      0FD02H
P2INTF    XDATA      0FD12H
P2IM0     XDATA      0FD22H
P2IM1     XDATA      0FD32H

```

```

ORG       0000H
LJMP     MAIN

```

```

P2INT_ISR:
ORG       013BH                                ;P2 Port interrupt entry address

```

```

PUSH     ACC
PUSH     B
PUSH     DPL
PUSH     DPH
PUSH     P_SW2

```

```

MOV      DPTR,#P2INTF
MOVX    A,@DPTR
MOV      B,A
CLR     A
MOVX    @DPTR,A
MOV     A,B

```

```

CHECKP20:
JNB     ACC.0,CHECKP21
NOP                                ;P2.0 Port interrupt

```

```

CHECKP21:
JNB     ACC.1,CHECKP22
NOP                                ;P2.1 Port interrupt

```

```

CHECKP22:
JNB     ACC.2,CHECKP23
NOP                                ;P2.2 Port interrupt

```

```

CHECKP23:
JNB     ACC.3,CHECKP24
NOP                                ;P2.3 Port interrupt

```

```

CHECKP24:
JNB     ACC.4,CHECKP25
NOP                                ;P2.4 Port interrupt

```

```

CHECKP25:
JNB     ACC.5,CHECKP26
NOP                                ;P2.5 Port interrupt

```

```

CHECKP26:
JNB     ACC.6,CHECKP27
NOP                                ;P2.6 Port interrupt

```

```

CHECKP27:

```

```

        JNB         ACC, 7,P2ISREXIT
        NOP

;P2.7 Port interrupt

P2ISREXIT:

        POP        P_SW2
        POP        DPH
        POP        DPL
        POP        B
        POP        ACC
        RETI

        ORG        0200H

MAIN:

        MOV        SP, #5FH

        MOV        P0M0,#00H
        MOV        P0M1,#00H
        MOV        P1M0,#00H
        MOV        P1M1,#00H
        MOV        P2M0,#00H
        MOV        P2M1,#00H
        MOV        P3M0,#00H
        MOV        P3M1,#00H

        ORL        P_SW2,#80H
        CLR        A
        MOV        DPTR,# P2IM0
        MOVX       @DPTR,A
        MOV        DPTR,# P2IMI
        MOVX       @DPTR,A
        MOV        DPTR,# P2INTE
        MOV        A,#0FFH
        MOVX       @DPTR,A
        ANL        P_SW2,#7FH
        ;Enable P2 Port interrupt

        SETB       EA

        JMP        S

        END

```

12.2.4 P3 Port high-level interrupt

C Language code

```

// The test operating frequency is
// 11.0592MHz;

```

```

#include "reg51.h"

```

```

#include "intrins.h"

```

```

sfr

```

```

sfr P0M1      P0M0      = 0x94;

```

```

sfr P1M0      = 0x93;

```

```

sfr P1M1      = 0x92;

```

```

sfr P2M0      = 0x91;

```

```

sfr P2M1      = 0x96;

```

```

sfr P2M1      = 0x95;

```

```

sfr      P3M0      = 0xb2;
sfr      P3M1      = 0xb1;
sfr      P4M0      = 0xb4;
sfr      P4M1      = 0xb3;
sfr      P5M0      = 0xca;
sfr      P5M1      = 0xc9;
sfr      P6M0      = 0xcc;
sfr      P6M1      = 0xcb;
sfr      P7M0      = 0xe2;
sfr      P7M1      = 0xe1;

```

```

sfr      P_SW2     = 0xba;

```

```

#define    P3INTE    (*(unsigned char volatile xdata *)0xfd03)
#define    P3INTF    (*(unsigned char volatile xdata *)0xfd13)
#define    P3IM0     (*(unsigned char volatile xdata *)0xfd23)
#define    P3IM1     (*(unsigned char volatile xdata *)0xfd33)

```

```

void main()

```

```

{

```

```

    P0M0 = 0x00;

```

```

    P0M1 = 0x00;

```

```

    P1M0 = 0x00;

```

```

    P1M1 = 0x00;

```

```

    P2M0 = 0x00;

```

```

    P2M1 = 0x00;

```

```

    P3M0 = 0x00;

```

```

    P3M1 = 0x00;

```

```

    P4M0 = 0x00;

```

```

    P4M1 = 0x00;

```

```

    P5M0 = 0x00;

```

```

    P5M1 = 0x00;

```

```

    P_SW2 |= 0x80;

```

```

    P3IM0 = 0xff;

```

```

    P3IM1 = 0xff;

```

```

    P3INTE = 0xff;

```

```

    P_SW2 &= ~0x80;

```

```

    EA = 1;

```

```

    while (1);

```

```

}

```

// Since the interrupt vector is greater than 13, cannot be compiled directly in

// Must borrow the first Interrupt entry address

```

void common_isr() interrupt 13

```

```

{

```

```

    unsigned char psw2_st;

```

```

    unsigned char intf;

```

```

    psw2_st = P_SW2;

```

```

    P_SW2 |= 0x80;

```

```

    intf = P3INTF;

```

```

    if (intf)

```

```

    {

```

```

    P3INTF = 0x00;

```

```

    if (intf & 0x01)

```

```

    {

```

```

}
//P3.0 Port interrupt
}
if (intf & 0x02)
{
//P3.1 Port interrupt
}
if (intf & 0x04)
{
//P3.2 Port interrupt
}
if (intf & 0x08)
{
//P3.3 Port interrupt
}
if (intf & 0x10)
{
//P3.4 Port interrupt
}
if (intf & 0x20)
{
//P3.5 Port interrupt
}
if (intf & 0x40)
{
//P3.6 Port interrupt
}
if (intf & 0x80)
{
//P3.7 Port interrupt
}
}
P_SW2 = psw2_st;
}

```

// ISR.ASM

// Save the following code as *ISR.ASM*, Then add the file to the project

```

CSEG AT 0143H ;P3 Port interrupt entry address
JMP P3INT_ISR

P3INT_ISR:
JMP 006BH ;borrow 13 The entry address of the number interruption
END

```

Assembly code

The test operating frequency is 11.0592MHz

```

P0M0 DATA 094H
P0M1 DATA 093H
P1M0 DATA 092H
P1M1 DATA 091H
P2M0 DATA 096H
P2M1 DATA 095H
P3M0 DATA 0B2H
P3M1 DATA 0B1H
P4M0 DATA 0B4H
P4M1 DATA 0B3H

```



```

P5M0      DATA      0CAH
P5M1      DATA      0C9H
P6M0      DATA      0CCH
P6M1      DATA      0CBH
P7M0      DATA      0E2H
P7M1      DATA      0E1H

```

```

P_SW2     DATA      0BAH

```

```

P3INTE    XDATA      0FD03H
P3INTF    XDATA      0FD13H
P3IM0     XDATA      0FD23H
P3IM1     XDATA      0FD33H

```

```

ORG       0000H
LJMP      MAIN

```

```

ORG       0143H

```

```

;P3 Port interrupt entry address

```

```

P3INT_ISR:

```

```

PUSH     ACC
PUSH     B
PUSH     DPL
PUSH     DPH
PUSH     P_SW2

```

```

MOV      DPTR,#P3INTF
MOVX    A,@DPTR
MOV      B,A
CLR     A
MOVX    @DPTR,A
MOV     A,B

```

```

CHECKP30:

```

```

JNB     ACC,0,CHECKP31
NOP

```

```

;P3.0 Port interrupt

```

```

CHECKP31:

```

```

JNB     ACC,1,CHECKP32
NOP

```

```

;P3.1 Port interrupt

```

```

CHECKP32:

```

```

JNB     ACC,2,CHECKP33
NOP

```

```

;P3.2 Port interrupt

```

```

CHECKP33

```

```

JNB     ACC,3,CHECKP34
NOP

```

```

;P3.3 Port interrupt

```

```

CHECKP34:

```

```

JNB     ACC,4,CHECKP35
NOP

```

```

;P3.4 Port interrupt

```

```

CHECKP35:

```

```

JNB     ACC,5,CHECKP36
NOP

```

```

;P3.5 Port interrupt

```

```

CHECKP36:

```

```

JNB     ACC,6,CHECKP37
NOP

```

```

;P3.6 Port interrupt

```

```

CHECKP37:

```

```

JNB     ACC,7,P3ISREXIT
NOP

```

```

;P3.7 Port interrupt

```

```

P3ISREXIT:

```

```

POP     P_SW2
POP     DPH

```

```

    POP        DPL
    POP        B
    POP        ACC
    RETI

MAIN:
    ORG        0200H

    MOV        SP, #5FH

    MOV        P0M0, #00H
    MOV        P0M1, #00H
    MOV        P1M0, #00H
    MOV        P1M1, #00H
    MOV        P2M0, #00H
    MOV        P2M1, #00H
    MOV        P3M0, #00H
    MOV        P3M1, #00H

    ORL        P_SW2, #80H
    CLR        A
    MOV        DPTR, # P3IM0
    MOVX       @DPTR, A
    MOV        DPTR, # P3IM1
    MOVX       @DPTR, A
    MOV        DPTR, # P3INTE
    MOV        A, #0FFH
    MOVX       @DPTR, A
    ANL        P_SW2, #7FH

    SETB       EA

    JMP        S

    END

```

High-level interrupt

Enable P3 Port interrupt

13 / Timer counter

STC12H

The series of microcontrollers are set Bit timer counter, a

Bit timer

and T0, T4, T3, T6

Both have two working methods, counting mode and timing mode. Pair timer and T1, Use them in the special function register

The corresponding control bit in the counter is selected timer or a counter? Pair timer, Is the T2, Use special function registers

AUXR In the control bit in Come, choose counter a timer or a counter? Pair timer, Is the T3, use special function registers

T4T3M the control Control, choose, T3 counter a timer or a counter? Pair timer, counter T4, use special function registers

T4T3M bit in the control bit choose T4 Is it a timer or a counter? Timer/The core component of the counter is an addition count

The essence of the device is to count the pulses. It's just that the source of the counting pulse is different: if the counting pulse comes from the method. At this time, the timer counter gets a counting pulse for each clock, and the counting value is added; If the counting pulse comes from

The external pins of the machine are counted, and each pulse is added.

When the timer counters are determined, special function registers and

T0, T1, to be the system clock separately, Or the system clock, (Non-frequency division) post-concated. When the timer, count

device T3 When operating in timing mode, special function registers and and T4x12 Decide whether it is the system clock separately

Or the system clock, (Non-frequency division) post-concated. When the counter is operating in counting mode, the external pulse m

The number is not divided.

Timer, The counter has 0 Working modes: mode (0, 16 Bit automatic reloading mode), mode (1, Bit non-reloadable mode),

Mode (2, Bit automatic reloading mode), mode (outside the mode that can be automatic reload mode). Timer, Counter demultiplexing in

shielded from interruption), 3, Other operating modes and timer, When is the same, stop counting. **Timer operating mode** 3 T2

Fixed to position, automatic reloading mode, It can be used as a timer, or as a baud rate generator and programmable clock output for the serial port

Timer, timer 4 **With timer T2 In the same way, their working mode is fixed to bit automatic reloading mode.**

It can also be used as a baud rate generator and programmable clock output for the serial port.

13.1 Timer related registers

symbol	description	address	Bit address and symbol								Reset value
			B7	B6	B5	B4	B3	B2	B1	B0	
TCON	Timer control register	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	0000,0000
TMOD	Timer mode register	89H	GATE	C/T	M1	M0	GATE	C/T	M1	M0	0000,0000
TL0	Timer ₀ low 8 Bit register	8AH									0000,0000
TL1	Timer ₁ low 8 Bit register	8BH									0000,0000
TH0	Timer ₀ high 8 Bit register	8CH									0000,0000
TH1	Timer high ₁ Bit register	8DH									0000,0000
AUXR	Auxiliary register	8EH	T0x12	T1x12	UART_M0x6	T2R	T2_C/T	T2x12	EXTRAM	SIST2	0000,0001
INTCLKO	Interrupt and clock output control register	8FH	-	EX4	EX3	EX2	-	T2CLKO	T1CLKO	T0CLKO	x000,x000
WKTCL	Power-down wake-up timer low byte	AAH									1111,1111
WKTCH	Power-down wake-up timer high byte	ABH	WKTEN								0111,1111
T4T3M	Timer _{4/3} Control register	D1H	T4R	T4_C/T	T4x12	T4CLKO	T3R	T3_C/T	T3x12	T3CLKO 0000,0000	
T4H	Timer ₄ High byte	D2H									0000,0000
T4L	Timer low byte	D3H									0000,0000
T3H	Timer high byte	D4H									0000,0000
T3L	Timer Low byte	D5H									0000,0000
T2H	timer ₂ High byte	D6H									0000,0000
T2L	timer ₂ Low byte	D7H									0000,0000

symbol	description	address	Bit address and symbol								Reset value
			B7	B6	B5	B4	B3	B2	B1	B0	
TM2PS	Timer clock prescaler register	FEA2H									0000,0000
TM3PS	Timer clock prescaler register	FEA3H									0000,0000
TM4PS	Timer clock prescaler register	FEA4H									0000,0000

13.2 Timer 0/1

13.2.1 Timer 0/1 Control register (TCON)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
TCON	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0

- TF1 : Timer 1 Overflow interrupt flag.** After being allowed to count, add from the initial value, count. When an overflow occurs, the hardware interrupts the request and keeps it until. When responding to an interrupt, it is cleared by the hardware. (It can also be cleared by the software.)
- TR1 : Timer 1** The operation control bit. This bit is set and cleared by the software. When (GATE) TMOD.7 = 1, it is allowed to open. Only when the input is high, it is allowed to start counting. When prohibited count, when TR1=1 and TR1=0, INTIGATE (TMOD.7) = 1, count.
- TF0 : Timer 0 Overflow interrupt flag.** After being allowed to count, add from the initial value, count, when an overflow occurs, it is set by the hardware. The request is interrupted and keeps the interrupt. When responding to the interrupt, it is cleared by the hardware. (It can also be cleared by the software.)
- TR0 : Timer 0** The operation control bit. This bit is set and cleared by the software. when (GATE) (TMOD.3) = 1, it is allowed to open. Only when the input is high and the power is high, it is allowed to start counting. When prohibited count, when TR0=1 and TR0=0, INTIGATE (TMOD.3) = 1, count.
- IE1 : External interrupt 1 Request source.** External interrupt to CPU. The request is interrupted and response to the interrupt, by hardware clearance. IE1=1.
- IT1 : External interrupt source.** Trigger the control bit. Either the rising or falling edge can trigger an external, interrupt. Program control is falling edge trigger method. IT1=1.
- IE0 : External interrupt 0 Request source ()** External interrupt to CPU. The request is interrupted and response to an external interrupt. Cleared by the hardware. (False trigger method). IE0=1.
- IT0 : External interrupt source.** Trigger the control bit. Either the rising or falling edge can trigger an external, interrupt. Program control is falling edge trigger method. IT0=1.

13.2.2 Timer 0/1 Mode register (TMOD)

symbol	address	B7	B6	B4	B3	B2	B1	B0
TMOD	89H	TI_GATE	TI_C/T TI_M1	TI_M0	T0_GATE	T0_C/T	T0_M1	T0_M0

TI_GATE : Control the timer₁, set₁ Only when TI_GATE = 1, Only then can the timer be turned on, counter₁.
 T0_GATE : Control the timer₀, set₀ Only when T0_GATE = 1, Only then can the timer be turned on, counter₀.

TI_C/T : Control the timer₁ Used as a timer or counter, clear₀ It is used as a timer (counting the internal system clock), set₁ Used as a counter (pair pin TI/P3.5 The external pulse is counted).

T0_C/T : Control the timer₀ Used as a timer or counter, clear₀ It is used as a timer (counting the internal system clock), set₁ Used as a counter (pair pin T0/P3.4 The external pulse is counted).

TI_M1/TI_M0 : Timer timer₁, counter₁

TI_M1	Mode selection	TI_M0	Timer, counter ₁ Working mode
0	0	16	Bit automatic overloading mode when the overloading value in [TH1, TL1] _{in} When the bit count value overflows, the system will automatically send the internal 16bit the overloading register is loaded [TH1, TL1] _{in} .
0	1	16	Bits are not automatically overloaded mode when [TH1, TL1] _{in} When the bit count value overflows, the timer ₁ Will be from 0 Start counting
1	0	8	Bit automatic overload mode when When the bit count value overflows, the system will automatically TL1 _{in} . Overloaded value in TH1
	11		Load Stop working


T0_M1/T0_M0

: timer timer₀, counter₀

T0_M1	T0_M0	Mode selection	Timer, counter ₀ Working mode
0	0	16	Bit automatic overload mode when [TH0, TL0] _{in} The overloaded value in the overloaded register is loaded [TH0, TL0] _{in} . When the bit count value overflows, the system will automatically send the internal 16bit
0	1	16	Bits are not automatically overloaded mode when [TH0, TL0] _{in} When the bit count value overflows, the timer ₀ Will be from 0 Start counting
1	0	8	Bit automatic overload mode when When the bit count value overflows, the system will automatically TL0 _{in} . Load Overloaded value in TH0
1	1	16	Unshielded interruption Bit automatic overload mode With mode ₀ The same, non-maskable interrupts, the interrupt has the highest priority, higher than the priority of all other interrupts, and cannot be turned off. It can be used as a system beat timer for the operating system, or a system monitoring timer.

13.2.3 Timer mode (16-bit automatic reloading mode)

In this mode, the timer/counter 0 is used as a 16-bit counter that can be automatically reloaded, as shown in the figure below :



Timer counter 0 The pattern of Bit automatic reload mode

When $GATE=0$ (TMOD.3) When, such as When external input is allowed INT0 Control timer ,
 This enables pulse width measurement. TR0 Control bits in the register , TCON See the previous section for a description of the specific functions of the
 Introduction to memory. then for TCON

when $C/T = 0$ clock frequency division mode with the internal system clock Work in timing mode. when
 $=1$ When the multi-channel switch is connected to an external pulse input
 P3.4/T0 that is T0 Work in counting mode.

There are two types of timer for single chip microcomputer. Mode 0 is a clock plus, with tradition 12 8051 Same as the single chip microcom
 The other is the mode, each clock is added, and the speed is traditional single chip microcomputer. The rate is determined by the special function register
 in T0x12 Decide if T0x12=0 · T0 Then work in 2T Mode; if T0x12=1 · T0 Then work in T pattern

Timer 0 There are two hidden ones register and RL_TH0 RL_TH0 with Share the same address , RL_TL0 with TH0 TL0
 Share the same address. when That is, the timer counter When it is forbidden to work, Yes, The written content will be written at the same time RL_TL0 When
 TH0 The written content will also be written at the same time That is, the timer counter the pair is allowed to work, the pair writes the content, actually TL0
 In fact, it is not written to the current register is written to a hidden register RL_TL0 In, right TH0 Writing content is not actually writing
 Current register TH0 , but is written to a hidden register , This can be cleverly achieved RL Bit reload timer. When reading TH0
 When the content of the sum is, the content read is TL0 and RL_TL0 The content instead of TH0 and RL_TL0 The content.


When the timer is working at pattern TMOD[1:0][M1,M0]=00B time , [TH0,TL0] The overflow is not only set TF0, and it will automatically
 will [RL_TH0,RL_TL0] Reload the content [TH0,TL0]

when TOCLKO/INT_CLKO. 0=1 when P3.5/T1 The pin is configured as a Clock output TOCLKO The output clock frequency is
 overflow/2 rate.

if $C/T=0$ Timer counter T0 Count the internal system clock, then :
 T0 Working at Mode ($= (SYSclk)/(65536-[RL_TH0, RL_TL0])/2$
 T0 work at 12T Mode () The output clock frequency at the time $AUXR. 7/T0x12=1$
 $= (SYSclk)/12/(65536-[RL_TH0, RL_TL0])/2$
) The output clock frequency at the time $AUXR. 7/T0x12=0$
 if / Is for external pulse input. Counter T0
 Clock frequency $output = (T0_Pin_CLK) / (65536-[RL_TH0, RL_TL0])/2$

13.2.4 0 Timer mode (16 1 Bit non-reloadable mode)

In this mode, the timer/counter 0 operates in a 16-bit non-reloadable mode, as shown in the figure below.



Timer counter 0 The pattern of Bit non-reloadable mode

In this mode, the timer/Counter 0 is configured as a 16-bit timer. It is composed of two 8-bit registers, TH0 and TL0. The 8-bit sum of TH0 and TL0 counts overflow set by TCON. Bit non-reloadable mode, by overflow flag in TCON.


When GATE=0, the timer counts. When GATE=1, the timer counts only when TR0=1. When external input is allowed, control timer. This enables pulse width measurement. Control bits in the register, TCON. See the previous section for a description of the specific functions of the Introduction to memory.

When C/T = 0, the multi-channel switch is connected to an external pulse input. Work in timing mode. When C/T = 1, the multi-channel switch is connected to the divider output of the system clock. Work in counting mode.

There are two types of timer for single-chip microcomputer Mode, each with a clock plus 1 with traditional. Same as the single chip microcomputer. The other is Single chip microcomputer. The rate is determined by the special function register. Mode, each clock is added, the speed is traditional. Then work in Mode; if

Timer mode (82 Bit automatic reloading mode) 13.2.5

In this mode, the timer/counter 0 is used as an 8-bit counter that can be automatically reloaded, as shown in the figure below. :



Timer/Counter mode 0 : 82 Bit automatic reload mode

TL0 The overflow is not only and will TH0 Reload the content TL0, TH0 The content is preset by the software, when installing change.

when TOCLKO/INT_CLKO.0=1 when P3.5/T1 The pin is configured as a Clock output TOCLKO The output clock frequency is overflow/2 rate.


if C/T=0, Timer counter T0 Count the internal system clock, then :
 T0 Working at Mode (= (SYSclk)/(256-TH0)/2
 T0 work at 12T Mode () The output clock frequency at the time AUXR.7/T0x12=1 = (SYSclk)/12/(256-TH0)/2
) The output clock frequency at the time AUXR.7/T0x12=0
 if / Is for external pulse input, Counter T0

Clock frequency output = (TO Pin CLK) / (256-TH0)/2

Timer mode (non-maskable interrupt) & Automatic bit reloading, real-time operation

13.2.6 System metronome

Pair timer/Counter, its working mode mode 3 And working mode's the same (timer mode in the picture below).
 It's the same). The only difference is: When the timer/When the counter is in mode 3, Just allow $ET0/IE_1/6$ Timer/Counter in progress,
 Break allowable bit, No need to allow the total interrupt enable bit, You can turn on the timer/counter, the timer in this mode, counter
 Interrupt and total interrupt enable bits nothing to do with the timer once it is operating in mode 3, Counter interrupt, the interrupt is
 Unshielded, the priority of the interrupt is the highest, that is, the interrupt cannot be interrupted by any interrupt, and the interrupt is neither affected by it
 The control is no longer controlled, this interrupt cannot be shielded from time to time. Therefore, this mode is called the bit of non-maskable interrupt
 Dynamic reload mode.




Timer/Counter mode: non-maskable interrupt 3 16 Bit automatic reload mode

attention : When the timer/counter Working in mode 3 (Unshielded interruption Bit automatic reload mode, When you don't need to allow interrupt enable bit),
 Only the interrupt and total interrupt allow bit, You can turn on the timer/counter, the timer in this mode, Counter in progress 0
 interrupt enable bits are all irrelevant. Once the timer in this mode, counter 0 After the interrupt is turned on, the timer, counter interrupt priority is
 The highest, it cannot be interrupted by any other interruption, Whether it is better than the timer, Neither the counter interrupt interrupt with a low priority nor the
 higher priority than it can interrupt the timer at this time, Counter interrupt, And the interrupt is neither controlled nor controlled anymore after it is turned on, it is
 EA/IE. 7 ET0 EA Or this interrupt cannot be turned off. ET0

13.2.7 Timer mode (16-bit automatic reloading mode)

In this mode, the timer/counter 1 is used as a 16-bit counter that can be automatically reloaded, as shown in the figure below. :



Timer counter 1 The pattern of Bit automatic reload mode

When $GATE=0$ (TMOD.7) When external input is allowed INT1 Control timer, this enables pulse width measurement. When such as $TR1$ Control bits in the register, TCON See the previous section for a description of the specific functions of the Introduction to memory. then for TCON

When $C/T=0$ Work in timing mode. when $C/T=1$ Work in counting mode. When the multi-channel switch is connected to an external pulse input that is T1

There are two types of timer for single chip microcomputer. One is a clock plus, with tradition 12.8051 Same as the single chip microcomputer. The other is the mode, each clock is added, and the speed is traditional single chip microcomputer. The rate is determined by the special function register in T1x12. Decide if T1x12=0, T1 Then work in 2T Mode; if T1x12=1, T1 Then work in T pattern


Timer 1 There are two hidden ones register and RL_TH1, RL_TL1 with Share the same address, RL_TH1 with TH1, TL1. That is, the timer counter When it is forbidden to work, yes. When the written content will be written at the same time RL_TL1. When TH1 The written content will also be written at the same time. That is, the timer counter the pair is allowed to work, the pair writes the content, actually TH1. In fact, it is not written to the current register is written to a hidden register RL_TH1, RL_TL1. In, right TH1 Writing content is not actually writing Current register TH1, but is written to a hidden register RL_TH1, RL_TL1. This can be cleverly achieved. Bit reload timer. When reading TH1 When the content of the sum is, the content read is RL_TH1 and RL_TL1. The content instead of TH1 and RL_TL1 The content.

When the timer is working at pattern TMOD[5:4]/(M1,M0)=00B) time, [TH1,TL1] The overflow is not only set, and it will automatically will [RL_TH1,RL_TL1] Reload the content [TH1,TL1]. when TICLK0/INT_CLKO.1=1 when P3.4/T0 The pin is configured as a Clock output TICLK0. Output clock frequency The rate is overflow/2 rate.

if $C/T=0$, Timer counter T1 Count the internal system clock, then :
 T1 Working at Mode ($= (SYSclk) / (65536 - [RL_TH1, RL_TL1]) / 2$)
 T1 work at 12T Mode ($= (SYSclk) / 12 / (65536 - [RL_TH1, RL_TL1]) / 2$)
) The output clock frequency at the time AUXR. 6/T1x12=1
) The output clock frequency at the time AUXR. 6/T1x12=0
 if / Is for external pulse input, Timer counter T1
 Clock frequency output $= (T1_Pin_CLK) / (65536 - [RL_TH1, RL_TL1]) / 2$

13.2.8 Timer mode (16-bit Bit non-reloadable mode)

In this mode, the timer/counter 1 operates in a 16-bit non-reloadable mode, as shown in the figure below.



Timer counter 1 The pattern of Bit non-reloadable mode

In this mode, the timer/Counter 1 is configured as a 16-bit timer. It is composed of two 8-bit registers, TH1 and TL1. The 8-bit overflow of TH1 is carried into the 8-bit overflow of TL1. The count overflow sets the overflow flag in the TCON register.


When GATE=0, the timer counts. When GATE=1, the timer counts only when an external pulse is allowed. This enables pulse width measurement. Control bits in the register, TCON, see the previous section for a description of the specific functions of the TCON register.

When C/T = 0, the timer works in timing mode. When C/T = 1, the timer works in counting mode. The timer can be used as a timer or a counter.

There are two types of timer for single-chip microcomputers. One is the timer/counter, which is a clock plus a counter. The other is the timer, which is a clock plus a divider. The rate is determined by the special function register. In Mode 0, each clock is added, the speed is traditional. In Mode 1, the speed is 1/12 of the traditional. In Mode 2, the speed is 1/24 of the traditional. In Mode 3, the speed is 1/48 of the traditional.

Timer mode (82 Bit automatic reloading mode) 13.2.9

In this mode, the timer/counter 1 is used as an 8-bit counter that can be automatically reloaded, as shown in the figure below. :



Timer Counter mode : 82 Bit automatic reload mode

TL1 The overflow is not only and will TH1 Reload the content TL1 TH1 The content is preset by the software, when installing change.

when T1CLKO/INT_CLKO. 1=1 when P3.4/T0 The pin is configured as a Clock output T1CLKO The output clock frequency is overflow/2 rate.

if C/T=0, Timer counter T1 Count the internal system clock, then :
 T1 Working at Mode (= (SYSclk)/(256-TH1)/2)
 T1 work at 12T Mode (= (SYSclk)/12/(256-TH1)/2)
 if / Is for external pulse input, Timer counter T1 Count, then :
 Clock frequency output = (T1 Pin CLK) / (256-TH1)/2

13.2.10 Timer count register (TL0 , TH0)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
TL0	8AH								
TH0	8CH								

When the timer, counter₀ Work in 16 Bit mode (mode₀, mode₁, mode₃) time, TL₀ and TH₀ Combine into one 16 Bit register, TL₀ is the low byte, TH₀ is the high byte. If it is 8 Bit mode (mode₂) time, TL₀ and TH₀ for two independent 8 Bit register.

13.2.11 Timer count register (TL1 , TH1)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
TL1	8BH								
TH1	8DH								

When the timer, counter₁ Work in 16 Bit mode (mode₀, mode₁) time, TL₁ And is the 16 Bit register, TL₁ is low TH₁ Combine high byte. If it is 8 Bit mode (mode₂) When, and TH₁ TL₁ into one for two independent 8 Bit register.

13.2.12 Auxiliary register (AUXR)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
AUXR	8EH	T0x12	T1x12	UART_M0x6	T2R	T2_C/T	T2x12	EXTRAM	SIST2

T0x12 : Timer₀ Speed control bit

0: Mode, that is CPU Frequency division (FOSC/12) Clock₁₂

1: 12T Mode, that is CPU The clock is not divided by frequency (

T1x12 : Timer₁ Speed control bit

0: 12T Mode, that is, mode, Frequency division (FOSC/12) Clock_{CPU}

1: 1T that is CPU 12 The clock is not divided by frequency (

13.2.13 Interrupt and clock output control register (INTCLKO)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
INTCLKO	8FH	-	EX4	EX3	EX2	-	T2CLKO	T1CLKO	T0CLKO

: Timer₀ Clock output control T0CLKO

0: Turn off the

clock output. The port is the timer clock output function

When the timer, the count overflows, P3.5 The level of the port is automatically flipped.

T1CLKO: Timer₀₁ Clock output control

0: Turn off the clock output

The port is a timer Enable Clock output function

1 When the timer count overflows, P3.4 The level of the port is automatically flipped.

13.2.14 Timer calculation formula

Timer mode	Timer speed	Cycle calculation formula
pattern0/3 (16 Bits are automatically overloaded)	1T	$\text{Timer period} = \frac{65536 - [TH0, TL0]}{\text{SYSclk}} \quad \text{(Automatic reloading)}$
	12T	$\text{Timer period} = \frac{65536 [TH0, TL0]-}{\text{SYSclk}} \times 12 \quad \text{(Automatic reloading)}$
pattern1 (16 Bits are not automatically overloaded)	1T	$\text{Timer period} = \frac{65536 [TH0, TL0]-}{\text{SYSclk}} \quad \text{(Software loading required)}$
	12T	$\text{Timer period} = \frac{65536 [TH0, TL0]-}{\text{SYSclk}} \times 12 \quad \text{(Software loading required)}$
pattern2 (8 Bits are automatically overloaded)	1T	$\text{Timer period} = \frac{256 - TH0}{\text{SYSclk}} \quad \text{(Automatic reloading)}$
	12T	$\text{Timer period} = \frac{256 - TH0}{\text{SYSclk}} \times 12 \quad \text{(Automatic reloading)}$

13.2.15 Timer calculation formula

Timer mode	Timer speed	Cycle calculation formula
pattern0 (16 Bits are automatically overloaded)	1T	$\text{Timer period} = \frac{65536 - [TH1, TL1]}{\text{SYSclk}} \quad \text{(Automatic reloading)}$
	12T	$\text{TimerCycle} = \frac{65536 [TH1, TL1]}{\text{SYSclk}} \times 12 \quad \text{(Automatic reloading)}$
pattern1 (16 Bits are not automatically overloaded)	1T	$\text{Timer period} = \frac{65536 [TH1, TL1]}{\text{SYSclk}} \quad \text{(Software loading required)}$
	12T	$\text{Timer period} = \frac{65536 [TH1, TL1]}{\text{SYSclk}} \times 12 \quad \text{(Software loading required)}$
pattern2 (8 Bits are automatically overloaded)	1T	$\text{Timer period} = \frac{256 - TH1}{\text{SYSclk}} \quad \text{(Automatic reloading)}$
	12T	$\text{Timer period} = \frac{256 - TH1}{\text{SYSclk}} \times 12 \quad \text{(Automatic reloading)}$

13.3 Timer (24 Bit timer , 8 Bit prescaler +16 Bit timing)

13.3.1 Auxiliary register (AUXR)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
AUXR	8EH	T0x12	T1x12	UART_M0x6	T2R	T2_C/T	T2x12	EXTRAM	SIST2

T2R : Timer₂ The operation control bit

0 : The timer stops counting

1 : The timer starts counting

T2_C/T : Control the timer₂ Used as a timer or counter, clear₀ It is used as a timer (counting the internal system clock), set₁ Used as a counter (pair pin_{T2/P1.2} The external pulse is counted).

T2x12 : Timer₂ Speed control bit

0 : 12T Mode, that is, mode, Frequency division (FOSC/12) Clock CPU

1 : 1T that is CPU 12 The clock is not divided by frequency (

13.3.2 Interrupt and clock output control register (INTCLKO)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
INTCLKO	8FH	-	EX4	EX3	EX2	-	T2CLKO	T1CLKO	T0CLKO

: Timer₂ Clock output control T2CLKO

0 : Turn off the

clock output 1: Enable The port is the timer clock output function P1.3

When the timer count overflows , P1.3 The level of the port is automatically flipped.

13.3.3 Timer count register (T2L , T2H)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
T2L	D7H								
T2H	D6H								

Timer/counter₂ The working mode is fixed as 16 Bit overload mode , T2L and T2H Combine into one 16 Bit register , T2L Is the low byte ,

Is the high byte. When T2H in₁₆ When the bit count value overflows, the system will automatically send the internal₁₆ Overloading

The value is loading. [T2H,T2L]


13.3.4 Timer's₂ Bit prescaler register (TM2PS)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
TM2PS	FEA2H								

Timer₂ Clock = system clock_{SYSelk} + (TM2PS + 1)

2 Timer operating mode 13.3.5

The schematic diagram of timer/counter 2 is as follows :



Timer counter 2 Working mode : 16 Bit automatic reload mode

T2R/AUXR. 4 for AUXR Control bits in the register , AUXR See the previous section for a description of the specific introduction of the register Shao.

when T2_C/T=0 When the multiplexer is connected to the system clock output , T2 Count the internal system clock , T2_C/T=1 When the multi-channel switch is connected to an external pin, counting mode.

There are two types of timer for single chip microcomputer Mode, each 12T A clock plus, with tradition 12 8051 Same as the single chip microcomputer. The other is 1T Mode, each clock is added, the speed is traditional Single chip microcomputer. The rate is determined by the special function register in T2x12 Decide if T2x12=0 · T2 Then work in 12T Mode; if T2x12=1 · T2 Then work in 1T pattern

Timer 2 and RL_T2L* RL_T2H with Share the same address , RL_T2L with T2H T2L Share the same address. when T2R=0 register. There are two hidden ones. When it is forbidden to work, yes. When T2H The written content will also be written at the same time. That is, the timer counter 2 the pair is allowed to work, the pair writes the content, actually T2H In fact, it is not written to the current register is written to a hidden register RL_T2L In, right T2H Writing content is not actually writing Current register T2H , but is written to a hidden register RL_T2L , This can be cleverly achieved. Bit reload timer. When reading T2H When the content of the sum is, the content read is T2L and T2L The content instead of T2H and RL_T2L The content.

[T2H,T2L] The overflow is not only set to the interrupt request flag (T2IF), Go to the execution time interrupt the program, and it will automatically will make [RL_T2H,RL_T2L] Reload the content [T2H,T2L]*

13.3.6 2 Timer calculation formula

Timer speed	Cycle calculation formula
1T	Timer period = $\frac{65536 - [T2H, T2L]}{SYSclk/(TM2PS+1)}$ (Automatic reloading)
12T	Timer period = $\frac{65536 - [T2H, T2L]}{SYSclk/(TM2PS+1)} \times 12$ (Automatic reloading)

13.4 Timer 3/4 (24 Bit timer, bit prescaler +16 Bit timing)

13.4.1 Timer 4/3 Control register (T4T3M)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
T4T3M	D1H	T4R	T4_C/T	T4x12	T4CLKO	T3R	T3_C/T	T3x12	T3CLKO

T4R : Timer₄ The operation control bit

0 : The timer stops counting

1 : The timer starts counting

T4_C/T : Control the timer₄ Used as a timer or counter, clear₀ It is used as a timer (counting the internal system clock), set₁ Used as a counter (pair pin T4/P0.6 The external pulse is counted).

T4x12 : Timer₄ Speed control bit

0 Mode, that is, clock CPU Frequency division (FOSC/12) 12

1 Mode, that is CPU The clock is not divided by frequency (

T4CLKO : Timer₄ Clock output

control 0 : Turn off the

clock output 1 : Enable The port uses the timer clock output

function when the timer count overflows. , P0.7 The level of the port is automatically flipped.

T3R : Timer₃ The operation control bit

0 : Timer Stop counting 3

1 : The timer starts counting

T3_C/T : Control the timer₃ Used as a timer or counter, clear₀ It is used as a timer (counting the internal system clock), set₁ Used as a counter (pair pin T3/P0.4 The external pulse is counted).

T3x12 : Timer₃ Speed control bit

0 Mode, that is, clock CPU Frequency division (FOSC/12) 12

1 Mode, that is CPU The clock is not divided by frequency (

T3CLKO : Timer₃ Clock output

control 0 : Turn off the

clock output 1 : Enable The port uses the timer clock output function

when the timer count overflows. , P0.5 The level of the port is automatically flipped.

13.4.2 Timer count register (T3L , T3H)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
T3L	D5H								
T3H	D4H								

Timer₃ counter. The working mode is fixed as 16-bit overflow mode, T3L and T3H is the low byte, T3H is the high byte. When T3L in 16-bit overflow, the system will automatically send the internal 16-bit overflow value to T3H. When T3H in 16-bit overflow, the system will automatically send the internal 16-bit overflow value to T3L.

13.4.3 Timer count register (T4L , T4H)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
T4L	D3H								
T4H	D2H								

Timer₄ counter. The working mode is fixed as 16-bit overflow mode, and T4L and T4H is a low register, T4H is the high byte. When T4L in 16-bit overflow, the system will automatically send the internal 16-bit overflow value to T4H. When T4H in 16-bit overflow, the system will automatically send the internal 16-bit overflow value to T4L.

13.4.4 Timer's₃ Bit prescaler register (TM3PS)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
TM3PS	FEA3H								

Timer₃ Clock = system clock_{SYSelk} + (TM3PS + 1)


13.4.5 Timer's₄ Bit prescaler register (TM4PS)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
TM4PS	FEA4H								

Timer₄ Clock = system clock_{SYSelk} + (TM4PS + 1)

3 Timer operating mode 13.4.6

The schematic diagram of timer/counter 3 is as follows :



Timer counter 3 Working mode : 16 Bit automatic reload mode

Control bits in the register See the previous section for a description of the specifications of the register. introduction.

When the multiplexer is connected to the system clock output, Count the internal system clock, when the multi-channel switch is connected to an external pin counting mode.


There are two types of timer for single chip microcomputer Mode, each A clock plus, with tradition Same as the single chip microcomputer. The other is Mode, each clock is added, the speed is traditional Single chip microcomputer. The rate is determined by the special function register in Mode; if Then work in Mode; if Then work in pattern

Timer 3 and RL_T3L with Share the same address, RL_T3L with T3H T3L. When T3R=0, register. There are two hidden ones. The written content will be written at the same time RL_T3L. When T3H The written content will also be written at the same time. That is, the timer counter that is, the timer counter the pair is allowed to work, the pair writes the content, actually T3H. In fact, it is not written to the current register is written to a hidden register. In, right T3H Writing content is not actually writing Current register T3H, but is written to a hidden register, This can be cleverly achieved. Bit reload timer. When reading T3H When the content of the sum is, the content read is T3L and T3L. The content instead of T3H and RL_T3L The content.

The overflow is not only set to the interrupt request flag (T3IF), Go to the execution time interrupt the program, and it will automatically will make [RL_T3H,RL_T3L] Reload the content [T3H,T3L].

4 Timer operating mode 13.4.7

The schematic diagram of timer/counter 4 is as follows :



Timer counter 4 Working mode : 16 Bit automatic reload mode

Control bits in the register, See the previous section for a description of the specifications of the register. introduction.

When the multiplexer is connected to the system clock output, Count the internal system clock, when T4_C/T=0. Work in timing mode, when T4_C/T=1. Work in auto-counting mode.

There are two types of timer for single chip microcomputer Mode, each 12T A clock plus, with tradition 12.8051 Same as the single chip microcomputer. The other is 1T Mode, each clock is added, the speed is traditional Single chip microcomputer. The rate is determined by the special function register in T4x12. Decide if T4x12=0 · T4 Then work in 2T Mode; if T4x12=1 · T4 Then work in T pattern

Timer 4 and RL_T4L. RL_T4H with Share the same address, RL_T4L with T4H T4L. Share the same address. when register. There are two hidden ones. The written content will be written at the same time RL_T4L. When T4H The written content will also be written at the same time. That is, the timer counter that is, the timer counter 4 the pair is allowed to work, the pair writes the content, actually T4H. In fact, it is not written to the current register, but is written to a hidden register RL_T4L. In, right T4H Writing content is not actually writing Current register T4H, but is written to a hidden register RL_T4L. This can be cleverly achieved. RL Bit reload timer. When reading T4H When the content of the sum is, the content read is T4L T4L. The content instead of T4H and RL_T4L. The content.

The overflow is not only set to the interrupt request flag (T4IF). Go to the execution time interrupt the program, and it will automatically will make [RL_T4H,RL_T4L] Reload the content [T4H,T4L].

13.4.8 ³ Timer calculation formula

Timer speed	Cycle calculation formula
1T	Timer period = $\frac{65536 - [T3H, T3L]}{SYSclk/(TM3PS+1)}$ (Automatic reloading)
12T	Timer period = $\frac{65536 - [T3H, T3L]}{SYSclk/(TM3PS+1)} \times 12$ (Automatic reloading)

13.4.9 ⁴ Timer calculation formula

Timer speed	Cycle calculation formula
1T	Timer period = $\frac{65536 - [T4H, T4L]}{SYSclk/(TM4PS+1)}$ (Automatic reloading)
12T	Timer period = $\frac{65536 - [T4H, T4L]}{SYSclk/(TM4PS+1)} \times 12$ (Automatic reloading)

13.5 Sample program

13.5.1 Timer (mode -160

Bits are automatically used as bit delay

C Language code

```
// The test operating frequency is
// 11.0592MHz;

#include "reg51.h"
#include "intrins.h"

sfr
    P1M1          = 0x91;
sfr P1M0          = 0x92;
sfr P0M1          = 0x93;
sfr P0M0          = 0x94;
sfr P2M1          = 0x95;
sfr P2M0          = 0x96;
sfr P3M1          = 0xb1;
sfr P3M0          = 0xb2;
sfr P3M3          = 0xb3;
sfr P4M1          = 0xb4;
sfr P4M0          = 0xc9;
sfr P5M1          = 0xca;
sfr P5M0

sbit P10          = P1^0;

void TM0_Isr() interrupt 1
{
    P10 = ! P10; // Test port
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;

    TMOD = 0x00; // pattern 0
    TL0 = 0x66; // 65536-11.0592M/12/1000
    TH0 = 0xfc;

    TR0 = 1; // Start the timer
    ET0 = 1; // Enable timer interrupt
    EA = 1;

    while (1);
}

```

Assembly code

The test operating frequency is
11.0592MHz

```

P1M1      DATA      091H
P1M0      DATA      092H
P0M1      DATA      093H
P0M0      DATA      094H
P2M1      DATA      095H
P2M0      DATA      096H
P3M1      DATA      0B1H
P3M0      DATA      0B2H
P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H
P5M0      DATA      0CAH

                ORG      0000H
                LJMP     MAIN
                ORG      000BH
                LJMP     TMOISR

                ORG      0100H
TMOISR:
                CPL      P1.0      ; Test port
                RETI

MAIN:
                MOV     SP, #5FH
                MOV     P0M0, #00H
                MOV     P0M1, #00H
                MOV     P1M0, #00H
                MOV     P1M1, #00H
                MOV     P2M0, #00H
                MOV     P2M1, #00H
                MOV     P3M0, #00H
                MOV     P3M1, #00H
                MOV     P4M0, #00H
                MOV     P4M1, #00H
                MOV     P5M0, #00H
                MOV     P5M1, #00H

                MOV     TMOD, #00H      ; pattern 0
                MOV     TLO, #66H      ; 65536-11.0592M/12/1000
                MOV     TH0, #0FCH
                SETB    TR0      ; Start the timer
                SETB    ET0      ; Enable timer interrupt
                SETB    EA

                JMP     $

                END

```

13.5.2

Timer (mode -161**Bits are not automatically reserved)**

C Language code

// The test operating frequency is
11.0592MHz

```

#include "reg51.h"
#include "intrins.h"

sfr
    PIM1          = 0x91;
sfr P1M0          = 0x92;
sfr P0M1          = 0x93;
sfr P0M0          = 0x94;
sfr P2M1          = 0x95;
sfr P2M0          = 0x96;
sfr P3M1          = 0xb1;
sfr P3M0          = 0xb2;
sfr P4M1          = 0xb3;
sfr P4M0          = 0xb4;
sfr P5M1          = 0xc9;
sfr P5M0          = 0xca;

sbit P10          = P1^0;

void TM0_Isr() interrupt 1
{
    TL0 = 0x66;
    TH0 = 0xfc;
    P10 = ! P10;
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;

    TMOD = 0x01;
    TL0 = 0x66;
    TH0 = 0xfc;
    TR0 = 1;
    ET0 = 1;
    EA = 1;
    while (1);
}

```

// Reset timing parameters
// Test port

// pattern 1
//65536-11.0592M/12/1000

// Start the timer
// Enable timer interrupt

Assembly code

// The test operating frequency is
11.0592MHz

```

PIM1          DATA          091H
P1M0          DATA          092H

```

```

P0M1      DATA      093H
P0M0      DATA      094H
P2M1      DATA      095H
P2M0      DATA      096H
P3M1      DATA      0B1H
P3M0      DATA      0B2H
P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H
P5M0      DATA      0CAH

```

```

ORG      0000H
LJMP     MAIN
ORG      000BH
LJMP     TM0ISR

```

```
ORG      0100H
```

TM0ISR:

```

MOV      TL0,#66H
MOV      TH0,#0FCH
CPL      P1.0
RETI

```

; Reset timing parameters

; Test port

MAIN:

```

MOV      SP,#5FH
MOV      P0M0,#00H
MOV      P0M1,#00H
MOV      P1M0,#00H
MOV      P1M1,#00H
MOV      P2M0,#00H
MOV      P2M1,#00H
MOV      P3M0,#00H
MOV      P3M1,#00H
MOV      P4M0,#00H
MOV      P4M1,#00H
MOV      P5M0,#00H
MOV      P5M1,#00H

```

```

MOV      TMOD,#01H
MOV      TL0,#66H
MOV      TH0,#0FCH
SETB     TR0
SETB     ET0
SETB     EA

```

; pattern 1

;65536-11.0592M/12/1000

; Start the timer

; Enable timer interrupt

```
JMP      S
```

```
END
```

13.5.3 Timer (mode -82 Bits are automatically overloaded), Used as timing

C Language code

```
// The test operating frequency is
// 11.0592MHz
```

```
#include "reg51.h"
```

```
#include "intrins. h"
```

```
sfr      P1M1      = 0x91;
sfr      P1M0      = 0x92;
sfr      P0M1      = 0x93;
sfr      P0M0      = 0x94;
sfr      P2M1      = 0x95;
sfr      P2M0      = 0x96;
sfr      P3M1      = 0xb1;
sfr      P3M0      = 0xb2;
sfr      P4M1      = 0xb3;
sfr      P4M0      = 0xb4;
sfr      P5M1      = 0xc9;
sfr      P5M0      = 0xca;
```

```
sbit     P10       = P1^0;
```

```
void TM0_Isr() interrupt 1
```

```
{
    P10 = ! P10;           // Test port
}
```

```
void main()
```

```
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;

    TMOD = 0x02;           // pattern 2
    TL0 = 0xf4;           // 256-11.0592M/12/76K
    TH0 = 0xf4;

    TR0 = 1;              // Start the timer
    ET0 = 1;              // Enable timer interrupt
    EA = 1;

    while (1);
}
```

Assembly code

The test operating frequency is 11.0592MHz

```
P1M1      DATA      091H
P1M0      DATA      092H
P0M1      DATA      093H
P0M0      DATA      094H
P2M1      DATA      095H
P2M0      DATA      096H
P3M1      DATA      0B1H
P3M0      DATA      0B2H
```



```

P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H
P5M0      DATA      0CAH

          ORG          0000H
          LJMP        MAIN
          ORG          000BH
          LJMP        TM0ISR

          ORG          0100H
TM0ISR:
          CPL          P1.0          ; Test port
          RETI

MAIN:
          MOV         SP, #5FH
          MOV         P0M0, #00H
          MOV         P0M1, #00H
          MOV         P1M0, #00H
          MOV         P1M1, #00H
          MOV         P2M0, #00H
          MOV         P2M1, #00H
          MOV         P3M0, #00H
          MOV         P3M1, #00H
          MOV         P4M0, #00H
          MOV         P4M1, #00H
          MOV         P5M0, #00H
          MOV         P5M1, #00H

          MOV         TMOD, #02H      ; pattern 2
          MOV         TL0, #0F4H      ; 256-11.0592M/12/76K
          MOV         TH0, #0F4H
          SETB        TR0          ; Start the timer
          SETB        ET0          ; Enable timer interrupt
          SETB        EA

          JMP         $

          END
    
```

13.5.4

Timer (mode -163

Bits are automatically overloaded, non-maskable interrupts), used as

c Language code

// The test operating frequency is 11.0592MHz;

```

#include "reg51.h"
#include "intrins.h"

sfr
sfr P1M0      P1M1      = 0x91;
              = 0x92;
sfr P0M1      = 0x93;
sfr P0M0      = 0x94;
sfr P2M1      = 0x95;
sfr P2M0      = 0x96;
    
```

```

sfr      P3M1      = 0xb1;
sfr      P3M0      = 0xb2;
sfr      P4M1      = 0xb3;
sfr      P4M0      = 0xb4;
sfr      P5M1      = 0xc9;
sfr      P5M0      = 0xca;

sbit     P10       = P1^0;

```

```
void TM0_Isr() interrupt 1
```

```

{
    P10 = ! P10;           //Test port
}

```

```
void main()
```

```

{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;

    TMOD = 0x03;           //pattern 3
    TL0 = 0x66;           //65536-11.0592M/12/1000
    TH0 = 0xfc;
    TR0 = 1;              //Start the timer
    ET0 = 1;              //Enable timer interrupt
    // EA = 1;            //Not affected by control
    while (1);
}

```

Assembly code

The test operating frequency is 11.0592MHz

```

P1M1      DATA      091H
P1M0      DATA      092H
P0M1      DATA      093H
P0M0      DATA      094H
P2M1      DATA      095H
P2M0      DATA      096H
P3M1      DATA      0B1H
P3M0      DATA      0B2H
P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H
P5M0      DATA      0CAH

                ORG      0000H
                LJMP     MAIN
                ORG      000BH

```

```

        LJMP          TM0ISR

        ORG          0100H

TM0ISR:
        CPL          P1.0          ; Test port
        RETI

MAIN:
        MOV         SP, #5FH
        MOV         P0M0, #00H
        MOV         P0M1, #00H
        MOV         P1M0, #00H
        MOV         P1M1, #00H
        MOV         P2M0, #00H
        MOV         P2M1, #00H
        MOV         P3M0, #00H
        MOV         P3M1, #00H
        MOV         P4M0, #00H
        MOV         P4M1, #00H
        MOV         P5M0, #00H
        MOV         P5M1, #00H

        MOV         TMOD, #03H    ; pattern 3
        MOV         TL0, #66H     ; 65536-11.0592M/12/1000
        MOV         TH0, #0FCH
        SETB        TR0           ; Start the timer
        SETB        ET0           ; Enable timer interrupt
        SETB        EA           ; Not affected by control

        JMP         S

        END

```

13.5.5 Timer (external counting-extended T0 Interrupt for external falling edge)

C Language code

```

// The test operating frequency is
// 11.0592MHz

```

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```

sfr
sfr P1M0      P1M1      = 0x91;
sfr P1M1      = 0x92;
sfr P0M1      = 0x93;
sfr P0M0      = 0x94;
sfr P2M1      = 0x95;
sfr P2M0      = 0x96;
sfr P3M1      = 0xb1;
sfr P3M0      = 0xb2;
sfr P3M1      = 0xb3;
sfr P4M1      = 0xb4;
sfr P4M0      = 0xc9;
sfr P5M1      = 0xca;
sfr P5M0

sbit P10     = P1^0;

```

```

void TM0_Isr() interrupt 1
{
    P10 = ! P10;           // Test port
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    TMOD = 0x04;           // External counting mode
    TL0 = 0xff;
    TH0 = 0xff;
    TR0 = 1;               // Start the timer
    ET0 = 1;               // Enable timer interrupt
    EA = 1;
    while (1);
}

```

Assembly code

The test operating frequency is 11.0592MHz.

```

P1M1      DATA      091H
P1M0      DATA      092H
P0M1      DATA      093H
P0M0      DATA      094H
P2M1      DATA      095H
P2M0      DATA      096H
P3M1      DATA      0B1H
P3M0      DATA      0B2H
P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H
P5M0      DATA      0CAH

                ORG      0000H
                LJMP     MAIN
                ORG      000BH
                LJMP     TM0ISR

                ORG      0100H
TM0ISR:
                CPL      P1.0           // Test port
                RETI

```

MAIN:

```

MOV     SP, #5FH
MOV     P0M0, #00H
MOV     P0M1, #00H
MOV     P1M0, #00H
MOV     P1M1, #00H
MOV     P2M0, #00H
MOV     P2M1, #00H
MOV     P3M0, #00H
MOV     P3M1, #00H
MOV     P4M0, #00H
MOV     P4M1, #00H
MOV     P5M0, #00H
MOV     P5M1, #00H

MOV     TMOD, #04H      ; External counting mode
MOV     TL0, #0FFH
MOV     TH0, #0FFH

SETB    TR0             ; Start the timer
SETB    ET0             ; Enable timer interrupt
SETB    EA

JMP     $

END

```

13.5.6 Timer (measuring pulse width-INT0 High level width)

C Language code

```

// The test operating frequency is
// 11.0592MHz;

```

```

#include "reg51.h"
#include "intrins.h"

sfr
sfr AUXR          = 0x8e;
sfr P1M1          = 0x91;
sfr P1M0          = 0x92;
sfr P0M1          = 0x93;
sfr P0M0          = 0x94;
sfr P2M1          = 0x95;
sfr P2M0          = 0x96;
sfr P3M1          = 0xb1;
sfr P3M0          = 0xb2;
sfr P4M1          = 0xb3;
sfr P4M0          = 0xb4;
sfr P5M1          = 0xc9;
sfr P5M0          = 0xca;

void INT0_Isr() interrupt 0
{
    P0 = TL0;          //TL0 The low byte of the measured value
    P1 = TH0;          //TH0 is the high byte of the measured value
}

void main()

```

```

{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    AUXR = 0x80;
    TMOD = 0x08;
    TL0 = 0x00;
    TH0 = 0x00;
    while (P32);
    TR0 = 1;
    IT0 = 1;
    EX0 = 1;
    EA = 1;
    while (1);
}

    pattern //IT
//Enable GATE,INT0           Enable timing for time

    is low //wait INT0
//Start the timer

//Enable INT0           Falling edge interrupt

```

Assembly code

The test operating frequency is 11.0592MHz

```

AUXR          DATA          8EH
P1M1          DATA          091H
P1M0          DATA          092H
P0M1          DATA          093H
P0M0          DATA          094H
P2M1          DATA          095H
P2M0          DATA          096H
P3M1          DATA          0B1H
P3M0          DATA          0B2H
P4M1          DATA          0B3H
P4M0          DATA          0B4H
P5M1          DATA          0C9H
P5M0          DATA          0CAH

                ORG           0000H
                LJMP         MAIN
                ORG           0003H
                LJMP         INT0ISR

                ORG           0100H
INT0ISR:
                MOV          P0,TL0           ;TL0 The low byte of the measured value
                MOV          P1,TH0           ;TH0 is the high byte of the measured value
                RETI

MAIN:
                MOV          SP,#5FH
                MOV          P0M0,#00H

```

```

MOV      P0M1, #00H
MOV      P1M0, #00H
MOV      P1M1, #00H
MOV      P2M0, #00H
MOV      P2M1, #00H
MOV      P3M0, #00H
MOV      P3M1, #00H
MOV      P4M0, #00H
MOV      P4M1, #00H
MOV      P5M0, #00H
MOV      P5M1, #00H

```

```

MOV      AUXR, #80H
MOV      TMOD, #08H
MOV      TL0, #00H
MOV      TH0, #00H
JB       P3.2, S
SETB    TR0
SETB    IT0
SETB    EX0
SETB    EA

```

```

JMP     S

END

```

```

pattern
;IT Enable GATE,INT0      Enable timing for time

Is low ;wait INT0
;Start the timer

;Enable INT0      Falling edge interrupt

```

13.5.7 Timer (mode)₀, Clock divider output

C Language code

```

// The test operating frequency is
// 11.0592MHz

```

```

#include "reg51.h"

```

```

#include "intrins.h"

```

```

sfr      INTCLK0      =      0x8f;
sfr P1M1      =      0x91;
sfr P1M0      =      0x92;
sfr P0M1      =      0x93;
sfr P0M0      =      0x94;
sfr P2M1      =      0x95;
sfr P2M0      =      0x96;
sfr P3M1      =      0xb1;
sfr P3M0      =      0xb2;
sfr P4M1      =      0xb3;
sfr P4M0      =      0xb4;
sfr P5M1      =      0xc9;
sfr P5M0      =      0xca;

```

```

void main()
{

```

```

P0M0 = 0x00;

```

```

P0M1 = 0x00;

```

```

P1M0 = 0x00;

```

```

P1M1 = 0x00;

```



```

P2M0 = 0x00;
P2M1 = 0x00;
P3M0 = 0x00;
P3M1 = 0x00;
P4M0 = 0x00;
P4M1 = 0x00;
P5M0 = 0x00;
P5M1 = 0x00;
TMOD = 0x00;           //pattern 0
TL0 = 0x66;           //65536-11.0592M/12/1000
TH0 = 0xfc;
TR0 = 1;              //Start the timer
INTCLKO = 0x01;      //Enable clock output
while (1);
}

```

Assembly code

The test operating frequency is
11.0592MHz

```

INTCLKO    DATA    8FH
P1M1       DATA    091H
P1M0       DATA    092H
P0M1       DATA    093H
P0M0       DATA    094H
P2M1       DATA    095H
P2M0       DATA    096H
P3M1       DATA    0B1H
P3M0       DATA    0B2H
P4M1       DATA    0B3H
P4M0       DATA    0B4H
P5M1       DATA    0C9H
P5M0       DATA    0CAH

                ORG    0000H
                LJMP   MAIN

                ORG    0100H
MAIN:
                MOV    SP, #5FH
                MOV    P0M0, #00H
                MOV    P0M1, #00H
                MOV    P1M0, #00H
                MOV    P1M1, #00H
                MOV    P2M0, #00H
                MOV    P2M1, #00H
                MOV    P3M0, #00H
                MOV    P3M1, #00H
                MOV    P4M0, #00H
                MOV    P4M1, #00H
                MOV    P5M0, #00H
                MOV    P5M1, #00H

                MOV    TMOD, #00H           ,pattern 0
                MOV    TL0, #66H          //65536-11.0592M/12/1000
                MOV    TH0, #0FCH
                SETB   TR0                  Start the timer

```

```

MOV          INTCLKO,#01H          ; Enable clock output

JMP          S

END

```

13.5.8 Timer (mode -160

Bits are automatically used as bit delay

C Language code

// The test operating frequency is 11.0592MHz

```

#include "reg51.h"
#include "intrins.h"

sfr          P1M1          = 0x91;
sfr P1M0          = 0x92;
sfr P0M1          = 0x93;
sfr P0M0          = 0x94;
sfr P2M1          = 0x95;
sfr P2M0          = 0x96;
sfr P3M1          = 0xb1;
sfr P3M0          = 0xb2;
sfr P3M3          = 0xb3;
sfr P4M1          = 0xb4;
sfr P4M0          = 0xc9;
sfr P5M1          = 0xca;
sfr P5M0

sbit P10          = P1^0;

void TMI_Isr() interrupt 3
{
    P10 = ! P10;          // Test port
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    TMOD = 0x00;
    TLI = 0xc6;          // pattern 0
    THI = 0xfc;          //65536-11.0592M/12/1000
    TRI = 1;
    ETI = 1;
    EA = 1;
}

```

```
while (1);
```

```
}
```

Assembly code

The test operating frequency is
11.0592MHz

```

P1M1      DATA      091H
P1M0      DATA      092H
P0M1      DATA      093H
P0M0      DATA      094H
P2M1      DATA      095H
P2M0      DATA      096H
P3M1      DATA      0B1H
P3M0      DATA      0B2H
P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H
P5M0      DATA      0CAH

                ORG      0000H
                LJMP     MAIN
                ORG      001BH
                LJMP     TMIISR

                ORG      0100H
TMIISR:
                CPL      P1.0      ; Test port
                RETI

MAIN:
                MOV     SP, #5FH
                MOV     P0M0, #00H
                MOV     P0M1, #00H
                MOV     P1M0, #00H
                MOV     P1M1, #00H
                MOV     P2M0, #00H
                MOV     P2M1, #00H
                MOV     P3M0, #00H
                MOV     P3M1, #00H
                MOV     P4M0, #00H
                MOV     P4M1, #00H
                MOV     P5M0, #00H
                MOV     P5M1, #00H

                MOV     TMOD, #00H      ; pattern 0
                MOV     T1, #66H      ; 65536-11.0592M/12/1000
                MOV     TH1, #0FCH
                SETB    TRI      ; Start the timer
                SETB    ETI      ; Enable timer interrupt
                SETB    EA

                JMP     S

                END

```

13.5.9 Timer (mode -161

Bits are not automatically reserved

C Language code

```
// The test operating frequency is
// 11.0592MHz;
```

```
#include "reg51.h"
#include "intrins.h"

sfr          P1M1          = 0x91;
sfr P1M0          = 0x92;
sfr P0M1          = 0x93;
sfr P0M0          = 0x94;
sfr P2M1          = 0x95;
sfr P2M0          = 0x96;
sfr P3M1          = 0xb1;
sfr P3M0          = 0xb2;
sfr P3M3          = 0xb3;
sfr P4M1          = 0xb4;
sfr P4M0          = 0xc9;
sfr P5M1          = 0xca;
sfr P5M0

sbit P10          = P1^0;

void TM1_Isr() interrupt 3
{
    TL1 = 0x66;           // Reset timing parameters
    TH1 = 0xfc;           // Test port
    P10 = ! P10;
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    TMOD = 0x10;         // pattern 1
    TL1 = 0x66;         // 65536-11.0592M/12/1000
    TH1 = 0xfc;
    TR1 = 1;           // Start the timer
    ET1 = 1;           // Enable timer interrupt
    EA = 1;
    while (1);
}

```

Assembly code

The test operating frequency is

```

P1M1      DATA      091H
P1M0      DATA      092H
P0M1      DATA      093H
P0M0      DATA      094H
P2M1      DATA      095H
P2M0      DATA      096H
P3M1      DATA      0B1H
P3M0      DATA      0B2H
P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H
P5M0      DATA      0CAH

```

```

ORG      0000H
LJMP     MAIN
ORG      001BH
LJMP     TM1ISR

```

```

TM1ISR:
ORG      0100H

MOV      TL1,#66H
MOV      TH1,#0FCH
CPL      P1.0
RETI

```

```

MAIN:
MOV      SP,#5FH
MOV      P0M0,#00H
MOV      P0M1,#00H
MOV      P1M0,#00H
MOV      P1M1,#00H
MOV      P2M0,#00H
MOV      P2M1,#00H
MOV      P3M0,#00H
MOV      P3M1,#00H
MOV      P4M0,#00H
MOV      P4M1,#00H
MOV      P5M0,#00H
MOV      P5M1,#00H

```

```

MOV      TMOD,#10H
MOV      TL1,#66H
MOV      TH1,#0FCH
SETB     TRI
SETB     ETI
SETB     EA

```

```

JMP      $

END

```

Reset timing parameters

Test port

pattern 1
;65536-11.0592M/12/1000

Start the timer

Enable timer interrupt

13.5.10

Timer (mode -82 Bits are automatically overloaded), Used as timing

C Language code

// The test operating frequency is
11.0592MHz;

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```
sfr
```

```
    P1M1          = 0x91;
```

```
    P1M0          = 0x92;
```

```
    P0M1          = 0x93;
```

```
    P0M0          = 0x94;
```

```
    P2M1          = 0x95;
```

```
    P2M0          = 0x96;
```

```
    P3M1          = 0xb1;
```

```
    P3M0          = 0xb2;
```

```
    P3M0          = 0xb3;
```

```
    P4M1          = 0xb4;
```

```
    P4M0          = 0xc9;
```

```
    P5M1          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

```
    P5M0          = 0xca;
```

// Test port

```
void main()
```

```
{
```

```
    P0M0 = 0x00;
```

```
    P0M1 = 0x00;
```

```
    P1M0 = 0x00;
```

```
    P1M1 = 0x00;
```

```
    P2M0 = 0x00;
```

```
    P2M1 = 0x00;
```

```
    P3M0 = 0x00;
```

```
    P3M1 = 0x00;
```

```
    P4M0 = 0x00;
```

```
    P4M1 = 0x00;
```

```
    P5M0 = 0x00;
```

```
    P5M1 = 0x00;
```

```
    TMOD = 0x20;
```

```
    TL1 = 0xf4;
```

```
    TH1 = 0xf4;
```

```
    TR1 = 1;
```

```
    ETI = 1;
```

```
    EA = 1;
```

```
    while (1);
```

```
}
```

//pattern 2

//256-11.0592M/12/76K

// Start the timer

// Enable timer interrupt

Assembly code

// The test operating frequency is
11.0592MHz;

```
P1M1          DATA          091H
```

```
P1M0          DATA          092H
```

```
P0M1          DATA          093H
```

```
P0M0          DATA          094H
```

```

P2M1      DATA      095H
P2M0      DATA      096H
P3M1      DATA      0B1H
P3M0      DATA      0B2H
P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H
P5M0      DATA      0CAH

```

```

ORG      0000H
LJMP     MAIN
ORG      001BH
LJMP     TM1ISR

```

```

TM1ISR:
ORG      0100H

```

```

CPL      P1.0
RETI

```

; Test port

MAIN:

```

MOV      SP, #5FH
MOV      P0M0, #00H
MOV      P0M1, #00H
MOV      P1M0, #00H
MOV      P1M1, #00H
MOV      P2M0, #00H
MOV      P2M1, #00H
MOV      P3M0, #00H
MOV      P3M1, #00H
MOV      P4M0, #00H
MOV      P4M1, #00H
MOV      P5M0, #00H
MOV      P5M1, #00H

```

```

MOV      TMOD, #20H
MOV      TL1, #0F4H
MOV      TH1, #0F4H
SETB     TR1
SETB     ET1
SETB     EA

```

```

;pattern 2
;256-11.0592M/12/76K

```

; Start the timer
; Enable timer interrupt

```

JMP      $
END

```

13.5.11 Timer (external counting-extended T1 Interrupt for external falling edge)

c Language code

```

// The test operating frequency is
// 11.0592MHz

```

```

#include "reg51.h"

```

```

#include "intrins.h"

```

```

sfr      P1M1      = 0x91;
sfr P1M0      = 0x92;

```



```

sfr      P0M1      = 0x93;
sfr      P0M0      = 0x94;
sfr      P2M1      = 0x95;
sfr      P2M0      = 0x96;
sfr      P3M1      = 0xb1;
sfr      P3M0      = 0xb2;
sfr      P4M1      = 0xb3;
sfr      P4M0      = 0xb4;
sfr      P5M1      = 0xc9;
sfr      P5M0      = 0xca;

sbit     P10       = P1^0;

```

```
void TM1_Isr() interrupt 3
```

```

{
    P10 = ! P10;           //Test port
}

```

```
void main()
```

```

{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    TMOD = 0x40;           //External counting mode
    TL1 = 0xff;
    TH1 = 0xff;
    TRI = 1;              //Start the timer
    ETI = 1;              //Enable timer interrupt
    EA = 1;
    while (1);
}

```

Assembly code

The test operating frequency is
11.0592MHz

```

P1M1      DATA      091H
P1M0      DATA      092H
P0M1      DATA      093H
P0M0      DATA      094H
P2M1      DATA      095H
P2M0      DATA      096H
P3M1      DATA      0B1H
P3M0      DATA      0B2H
P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H
P5M0      DATA      0CAH

```

```

        ORG          0000H
        LJMP        MAIN
        ORG          001BH
        LJMP        TM1ISR

        ORG          0100H
TM1ISR:
        CPL          P1.0          ; Test port
        RETI

MAIN:
        MOV         SP, #5FH
        MOV         P0M0, #00H
        MOV         P0M1, #00H
        MOV         P1M0, #00H
        MOV         P1M1, #00H
        MOV         P2M0, #00H
        MOV         P2M1, #00H
        MOV         P3M0, #00H
        MOV         P3M1, #00H
        MOV         P4M0, #00H
        MOV         P4M1, #00H
        MOV         P5M0, #00H
        MOV         P5M1, #00H

        MOV         TMOD, #40H    ; External counting mode
        MOV         T1, #0FFH
        MOV         TH1, #0FFH
        SETB        TR1          ; Start the timer
        SETB        ET1          ; Enable timer interrupt
        SETB        EA

        JMP         $

        END

```

13.5.12 Timer (measuring pulse width-INT1 High level width)

c Language code

// The test operating frequency is 11.0592MHz;

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```
sfr
```

```

sfr P1M0      P1M1      = 0x91;
sfr P0M1      = 0x92;
sfr P0M0      = 0x93;
sfr P2M1      = 0x94;
sfr P2M0      = 0x95;
sfr P3M1      = 0x96;
sfr P3M0      = 0xb1;
sfr P4M1      = 0xb2;
sfr P4M0      = 0xb3;
sfr P5M1      = 0xb4;

```

```

sfr          P5M1          =          0xc9;
sfr          P5M0          =          0xca;

sfr          AUXR          =          0x8e;

void INT1_Isr() interrupt 2
{
    P0 = TL1;                //TL1   The low byte of the measured value
    P1 = TH1;                //TH1   is the high byte of the measured value
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    AUXR = 0x40;
    TMOD = 0x80;
    TL1 = 0x00;
    TH1 = 0x00;
    while (INT1);
    TRI = 1;
    ITI = 1;
    EXI = 1;
    EA = 1;
    while (1);
}

```

pattern //IT
//Enable GATE,INT1 ,Enable timing for time

Is low //wait INT1
//Start the timer

//Enable INT1 Falling edge interrupt

Assembly code

The test operating frequency is 11.0592MHz

```

AUXR          DATA          8EH
P1M1          DATA          091H
P1M0          DATA          092H
P0M1          DATA          093H
P0M0          DATA          094H
P2M1          DATA          095H
P2M0          DATA          096H
P3M1          DATA          0B1H
P3M0          DATA          0B2H
P4M1          DATA          0B3H
P4M0          DATA          0B4H
P5M1          DATA          0C9H
P5M0          DATA          0CAH

                ORG          0000H
                LJMP        MAIN

```

```

    ORG          0013H
    LJMP        INTISR

    ORG          0100H
INTISR:
    MOV        P0,TL1          ;TL1 The low byte of the measured value
    MOV        P1,TH1          ;TH1 is the high byte of the measured value
    RETI

MAIN:
    MOV        SP,#5FH
    MOV        P0M0,#00H
    MOV        P0M1,#00H
    MOV        P1M0,#00H
    MOV        P1M1,#00H
    MOV        P2M0,#00H
    MOV        P2M1,#00H
    MOV        P3M0,#00H
    MOV        P3M1,#00H
    MOV        P4M0,#00H
    MOV        P4M1,#00H
    MOV        P5M0,#00H
    MOV        P5M1,#00H

    MOV        AUXR,#40H
    MOV        TMOD,#80H      ;;IT0 Enable GATE,INT1 pattern Enable timing for time
    MOV        TL1,#00H
    MOV        TH1,#00H
    JB         INT1,S         ;Is low,wait INT1
    SETB      TRI            ;Start the timer
    SETB      IT1            ;Enable INT1 Falling edge interrupt
    SETB      EXI
    SETB      EA

    JMP        S

    END

```

13.5.13 Timer (mode)₀, Clock divider output

c Language code

// The test operating frequency is 11.0592MHz.

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```

sfr          INTCLK0      =    0x8f;
sfr P1M1
sfr P1M0          =    0x91;
sfr P0M1          =    0x92;
sfr P0M0          =    0x93;
sfr P2M1          =    0x94;
sfr P2M0          =    0x95;
sfr P2M1          =    0x96;
sfr P3M1          =    0xb1;

```

```

sfr      P3M0      = 0xb2;
sfr      P4M1      = 0xb3;
sfr      P4M0      = 0xb4;
sfr      P5M1      = 0xc9;
sfr      P5M0      = 0xca;

```

```

void main()
{

```

```

    P0M0 = 0x00;

```

```

    P0M1 = 0x00;

```

```

    P1M0 = 0x00;

```

```

    P1M1 = 0x00;

```

```

    P2M0 = 0x00;

```

```

    P2M1 = 0x00;

```

```

    P3M0 = 0x00;

```

```

    P3M1 = 0x00;

```

```

    P4M0 = 0x00;

```

```

    P4M1 = 0x00;

```

```

    P5M0 = 0x00;

```

```

    P5M1 = 0x00;

```

```

    TMOD = 0x00;

```

```

    TL1 = 0x66;

```

```

    TH1 = 0xfc;

```

```

    TR1 = 1;

```

```

    INTCLKO = 0x02;

```

```

    while (1);

```

```

}

```

```

//pattern 0

```

```

//65536-11.0592M/12/1000

```

```

// Start the timer

```

```

// Enable clock output

```

Assembly code

The test operating frequency is 11.0592MHz

```

INTCLKO      DATA      8FH
P1M1         DATA      091H
P1M0         DATA      092H
P0M1         DATA      093H
P0M0         DATA      094H
P2M1         DATA      095H
P2M0         DATA      096H
P3M1         DATA      0B1H
P3M0         DATA      0B2H
P4M1         DATA      0B3H
P4M0         DATA      0B4H
P5M1         DATA      0C9H
P5M0         DATA      0CAH

                ORG      0000H
                LJMP     MAIN

                ORG      0100H

MAIN:
                MOV     SP, #5FH
                MOV     P0M0, #00H
                MOV     P0M1, #00H
                MOV     P1M0, #00H
                MOV     P1M1, #00H
                MOV     P2M0, #00H

```

```

MOV      P2M1, #00H
MOV      P3M0, #00H
MOV      P3M1, #00H
MOV      P4M0, #00H
MOV      P4M1, #00H
MOV      P5M0, #00H
MOV      P5M1, #00H

MOV      TMOD, #00H           ;pattern 0
MOV      TLI, #66H           ;65536-11.0592M/12/1000
MOV      TH1, #0FCH
SETB     TRI
MOV      INTCLKO, #02H       ;Start the timer
                                   ;Enable clock output

JMP      S

END

```

13.5.14 Timer (mode) for serial port 0 1 Baud rate generator

C Language code

// The test operating frequency is 11.0592MHz

```

#include "reg51.h"
#include "intrins.h"

#define FOSC 11059200UL
#define BRT (65536 - FOSC / 115200 / 4)

sfr AUXR
sfr P1M1 = 0x8e;
sfr P1M0
sfr P0M1 = 0x91;
sfr P0M0 = 0x92;
sfr P2M1 = 0x93;
sfr P2M0 = 0x94;
sfr P3M1 = 0x95;
sfr P3M0 = 0x96;
sfr P4M1 = 0xb1;
sfr P4M0 = 0xb2;
sfr P5M1 = 0xb3;
sfr P5M0 = 0xb4;
sfr P5M1 = 0xc9;
sfr P5M0 = 0xca;

bit busy;
char wptr;
char rptr;
char buffer[16];

void UartIsr() interrupt 4
{

```

```

    if (TI)
    {

```

```

        TI = 0;

```

```

        busy = 0;

```

```
    }  
    if (RI)  
    {  
  
RI = 0;  
buffer[wptr++] = SBUF;  
wptr &= 0x0f;  
    }  
}  
  
void UartInit()  
{  
  
    SCON = 0x50;  
    TMOD = 0x00;  
    TL1 = BRT;  
    TH1 = BRT >> 8;  
    TR1 = 1;  
    AUXR = 0x40;  
    wptr = 0x00;  
    rptr = 0x00;  
    busy = 0;  
}  
  
void UartSend(char dat)  
{  
    while (busy);  
    busy = 1;  
    SBUF = dat;  
}  
  
void UartSendStr(char *p)  
{  
    while (*p)  
    {  
        UartSend(*p++);  
    }  
}  
  
void main()  
{  
  
    P0M0 = 0x00;  
    P0M1 = 0x00;  
    P1M0 = 0x00;  
    P1M1 = 0x00;  
    P2M0 = 0x00;  
    P2M1 = 0x00;  
    P3M0 = 0x00;  
    P3M1 = 0x00;  
    P4M0 = 0x00;  
    P4M1 = 0x00;  
    P5M0 = 0x00;  
    P5M1 = 0x00;  
  
    UartInit();  
  
    ES = 1;  
  
    EA = 1;  
  
    UartSendStr("Uart Test \r\n");  
  
    while (1)  
  
    {
```



```

    if (rptr != wptr)
    {
        UartSend(buffer[rptr++]);
        rptr &= 0x0f;
    }
}
}

```

Assembly code

The test operating frequency is

11.0592MHz

```

AUXR          DATA          8EH

BUSY          BIT            20H.
WPTR          DATA          0 21H
RPTR          DATA          22H
BUFFER        DATA          23H                               ;16 bytes

P1M1          DATA          091H
P1M0          DATA          092H
P0M1          DATA          093H
P0M0          DATA          094H
P2M1          DATA          095H
P2M0          DATA          096H
P3M1          DATA          0B1H
P3M0          DATA          0B2H
P4M1          DATA          0B3H
P4M0          DATA          0B4H
P5M1          DATA          0C9H
P5M0          DATA          0CAH

ORG           0000H
LJMP         MAIN
ORG           0023H
LJMP         UART_ISR

ORG           0100H

UART_ISR:

    PUSH     ACC
    PUSH     PSW
    MOV      PSW,#08H

    JNB     TI,CHKRI
    CLR     TI
    CLR     BUSY

CHKRI:

    JNB     RI,UARTISR_EXIT
    CLR     RI
    MOV     A,WPTR
    ANL    A,#0FH
    ADD    A,#BUFFER
    MOV    R0,A
    MOV    @R0,SBUF
    INC   WPTR

UARTISR_EXIT:

    POP     PSW
    POP     ACC

```

```

    RETI

UART_INIT:

    MOV     SCON,#50H
    MOV     TMOD,#00H
    MOV     TL1,#0E8H           ;65536-11059200/115200/4=0FFE8H
    MOV     TH1,#0FFH
    SETB    TRI
    MOV     AUXR,#40H
    CLR     BUSY
    MOV     WPTR,#00H
    MOV     RPTR,#00H
    RET

UART_SEND:

    JB     BUSY,$
    SETB   BUSY
    MOV    SBUF,A
    RET

UART_SENDSTR:

    CLR    A
    MOV    A,@A+DPTR
    JZ    SENDEND
    LCALL UART_SEND
    INC   DPTR
    JMP   UART_SENDSTR

SENDEND:

    RET

MAIN:

    MOV    SP,#5FH
    MOV    P0M0,#00H
    MOV    P0M1,#00H
    MOV    P1M0,#00H
    MOV    P1M1,#00H
    MOV    P2M0,#00H
    MOV    P2M1,#00H
    MOV    P3M0,#00H
    MOV    P3M1,#00H
    MOV    P4M0,#00H
    MOV    P4M1,#00H
    MOV    P5M0,#00H
    MOV    P5M1,#00H

    LCALL UART_INIT
    SETB   ES
    SETB   EA

    MOV    DPTR,#STRING
    LCALL UART_SENDSTR

LOOP:

    MOV    A,RPTR
    XRL   A,WPTR
    ANL   A,#0FH
    JZ    LOOP
    MOV    A,RPTR
    ANL   A,#0FH

```

```

        ADD        A,#BUFFER
        MOV        R0,A
        MOV        A,@R0
        LCALL     UART_SEND
        INC        RPTR
        JMP        LOOP

STRING:    DB            'Uart Test ! ',0DH,0AH,00H

        END
    
```

13.5.15 Timer (mode) for serial port 2 1 Baud rate generator

C Language code

// The test operating frequency is 11.0592MHz

```

#include "reg51.h"
#include "intrins.h"

#define FOSC 11059200UL
#define BRT (256 - FOSC / 115200 / 32)

sfr AUXR

sfr P1M1 = 0x8e;
sfr P1M0
sfr P0M1 = 0x91;
sfr P0M0 = 0x92;
sfr P0M3 = 0x93;
sfr P2M1 = 0x94;
sfr P2M0 = 0x95;
sfr P3M1 = 0x96;
sfr P3M0 = 0xb1;
sfr P3M3 = 0xb2;
sfr P4M1 = 0xb3;
sfr P4M0 = 0xb4;
sfr P5M1 = 0xc9;
sfr P5M0 = 0xca;

bit busy;

char wptr;
char rptr;

char buffer[16];

void UartIsr() interrupt 4
{

    if (TI)
    {
        TI = 0;
        busy = 0;
    }

    if (RI)
    {
        RI = 0;
        buffer[wptr++] = SBUF;
        wptr &= 0x0f;
    }
}
    
```

```
}

void UartInit()
{
    SCON = 0x50;
    TMOD = 0x20;
    TL1 = BRT;
    TH1 = BRT;
    TR1 = 1;
    AUXR = 0x40;
    wptr = 0x00;
    rptr = 0x00;
    busy = 0;
}

void UartSend(char dat)
{
    while (busy);
    busy = 1;
    SBUF = dat;
}

void UartSendStr(char *p)
{
    while (*p)
    {
        UartSend(*p++);
    }
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;

    UartInit();
    ES = 1;
    EA = 1;
    UartSendStr("Uart Test \r\n");
    while (1)
    {
        if (rptr != wptr)
        {
            UartSend(buffer[rptr++]);
            rptr &= 0x0f;
        }
    }
}
```

Assembly code

The test operating frequency is 11.0592MHz

```

AUXR          DATA          8EH

BUSY          BIT            20H
WPTR          DATA          0 21H
RPTR          DATA          22H
BUFFER        DATA          23H                                ;16 bytes

P1M1          DATA          091H
P1M0          DATA          092H
P0M1          DATA          093H
P0M0          DATA          094H
P2M1          DATA          095H
P2M0          DATA          096H
P3M1          DATA          0B1H
P3M0          DATA          0B2H
P4M1          DATA          0B3H
P4M0          DATA          0B4H
P5M1          DATA          0C9H
P5M0          DATA          0CAH

                ORG          0000H
                LJMP        MAIN
                ORG          0023H
                LJMP        UART_ISR

                ORG          0100H

UART_ISR:

                PUSH        ACC
                PUSH        PSW
                MOV         PSW,#08H

                JNB        TI,CHKRI
                CLR        TI
                CLR        BUSY

CHKRI:

                JNB        RI,UARTISR_EXIT
                CLR        RI
                MOV         A,WPTR
                ANL        A,#0FH
                ADD        A,#BUFFER
                MOV         R0,A
                MOV         @R0,SBUF
                INC         WPTR

UARTISR_EXIT:

                POP         PSW
                POP         ACC
                RETI

UART_INIT:

                MOV         SCON,#50H
                MOV         TMOD,#20H
                MOV         T1,#0FDH
                MOV         TH1,#0FDH

```

;256-11059200/115200/32=0FDH

```

    SETB     TR1
    MOV      AUXR,#40H
    CLR      BUSY
    MOV      WPTR,#00H
    MOV      RPTR,#00H
    RET

UART_SEND:
    JB      BUSY,$
    SETB    BUSY
    MOV     SBUF,A
    RET

UART_SENDSTR:
    CLR     A
    MOV     A,@A+DPTR
    JZ     SENDEND
    LCALL  UART_SEND
    INC    DPTR
    JMP    UART_SENDSTR

SENDEND:
    RET

MAIN:
    MOV     SP,#5FH
    MOV     P0M0,#00H
    MOV     P0M1,#00H
    MOV     P1M0,#00H
    MOV     P1M1,#00H
    MOV     P2M0,#00H
    MOV     P2M1,#00H
    MOV     P3M0,#00H
    MOV     P3M1,#00H
    MOV     P4M0,#00H
    MOV     P4M1,#00H
    MOV     P5M0,#00H
    MOV     P5M1,#00H

    LCALL  UART_INIT
    SETB   ES
    SETB   EA

    MOV     DPTR,#STRING
    LCALL  UART_SENDSTR

LOOP:
    MOV     A,RPTR
    XRL    A,WPTR
    ANL    A,#0FH
    JZ     LOOP
    MOV     A,RPTR
    ANL    A,#0FH
    ADD    A,#BUFFER
    MOV     R0,A
    MOV     A,@R0
    LCALL  UART_SEND
    INC    RPTR
    JMP    LOOP

```

```
STRING:          DB          'Uart Test ! ',0DH,0AH,00H
```

```
END
```

2 Timer (16 13.5.16 Bits are automatically overloaded), used as timing

c Language code

The test operating frequency is 11.0592MHz

```
#include "reg51. h"
#include "intrins. h"

sfr          T2L          =          0xd7;
sfr T2H          =          0xd6;
sfr AUXR          =          0x8e;
sfr IE2          =          0xaf;
#define ET2          0x04
sfr AUXINTIF          =          0xef;
#define T2IF          0x01

sfr P1M1          =
sfr P1M0          =          0x91;
sfr P0M1          =          0x92;
sfr P0M0          =          0x93;
sfr P2M1          =          0x94;
sfr P2M0          =          0x95;
sfr P3M1          =          0x96;
sfr P3M0          =          0xb1;
sfr P3M1          =          0xb2;
sfr P4M1          =          0xb3;
sfr P4M0          =          0xb4;
sfr P4M0          =          0xc9;
sfr P5M1          =          0xca;
sfr P5M0          =
sbit P10          =          P1^0;

void TM2_Isr() interrupt 12
{
    P10 = ! P10;          // Test port
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
}
```



```
T2L = 0x66;
T2H = 0xfc;
AUXR = 0x10;
IE2 = ET2;
EA = 1;
```

```
//65536-11.0592M/12/1000
```

```
// Start the timer
// Enable timer interrupt
```

```
while (1);
```

```
}
```

Assembly code

The test operating frequency is
11.0592MHz

```
T2L      DATA      0D7H
T2H      DATA      0D6H
AUXR     DATA      8EH
IE2      DATA      0AFH
ET2      EQU        04H
AUXINTIF DATA      0EFH
T2IF     EQU        01H
```

```
P1M1     DATA      091H
P1M0     DATA      092H
P0M1     DATA      093H
P0M0     DATA      094H
P2M1     DATA      095H
P2M0     DATA      096H
P3M1     DATA      0B1H
P3M0     DATA      0B2H
P4M1     DATA      0B3H
P4M0     DATA      0B4H
P5M1     DATA      0C9H
P5M0     DATA      0CAH
```

```
ORG      0000H
LJMP     MAIN
ORG      0063H
LJMP     TM2ISR
```

```
ORG      0100H
```

TM2ISR:

```
CPL     P1.0
RETI
```

Test port

MAIN:

```
MOV     SP, #5FH
MOV     P0M0, #00H
MOV     P0M1, #00H
MOV     P1M0, #00H
MOV     P1M1, #00H
MOV     P2M0, #00H
MOV     P2M1, #00H
MOV     P3M0, #00H
MOV     P3M1, #00H
MOV     P4M0, #00H
MOV     P4M1, #00H
MOV     P5M0, #00H
MOV     P5M1, #00H
```

```

MOV     T2L,#66H                ;65536-11.0592M/12/1000
MOV     T2H,#0FCH
MOV     AUXR,#10H                ; Start the timer
MOV     IE2,#ET2                ; Enable timer interrupt
SETB   EA

JMP     S

END

```

13.5.17 Timer (external counting-extended T2 Interrupt for external falling edge)

C Language code

```

// The test operating frequency is
// 11.0592MHz;

```

```

#include "reg51.h"
#include "intrins.h"

sfr     T2L                =    0xd7;
sfr     T2H                =    0xd6;
sfr     AUXR               =    0x8e;
sfr     IE2                =    0xaf;
#define ET2                0x04
sfr     AUXINTIF           =    0xef;
#define T2IF               0x01

sfr     P1M1               =
sfr     P1M0               =    0x91;
sfr     P0M1               =    0x92;
sfr     P0M0               =    0x93;
sfr     P2M1               =    0x94;
sfr     P2M0               =    0x95;
sfr     P3M1               =    0x96;
sfr     P3M0               =    0xb1;
sfr     P4M1               =    0xb2;
sfr     P4M0               =    0xb3;
sfr     P5M1               =    0xb4;
sfr     P5M0               =    0xc9;
sfr     P5M1               =    0xca;
sfr     P5M0               =
sbit   P10                 =    P1^0;

void TM2_Isr() interrupt 12
{
    P10 = ! P10;                // Test port
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
}

```

```

P3M1 = 0x00;

P4M0 = 0x00;

P4M1 = 0x00;

P5M0 = 0x00;

P5M1 = 0x00;

T2L = 0xff;

T2H = 0xff;

AUXR = 0x18;           // Set the external counting mode and start the timer
IE2 = ET2;           // Enable timer interrupt

EA = 1;

while (1);

}

```

Assembly code

The test operating frequency is 11.0592MHz

T2L	DATA	0D7H
T2H	DATA	0D6H
AUXR	DATA	8EH
IE2	DATA	0AFH
ET2	EQU	04H
AUXINTIF	DATA	0EFH
T2IF	EQU	01H
P1M1	DATA	091H
P1M0	DATA	092H
P0M1	DATA	093H
P0M0	DATA	094H
P2M1	DATA	095H
P2M0	DATA	096H
P3M1	DATA	0B1H
P3M0	DATA	0B2H
P4M1	DATA	0B3H
P4M0	DATA	0B4H
P5M1	DATA	0C9H
P5M0	DATA	0CAH
	ORG	0000H
	LJMP	MAIN
	ORG	0063H
	LJMP	TM2ISR
	ORG	0100H
TM2ISR:		
	CPL	P1.0
	RETI	
MAIN:		
	MOV	SP, #5FH
	MOV	P0M0, #00H
	MOV	P0M1, #00H
	MOV	P1M0, #00H
	MOV	P1M1, #00H
	MOV	P2M0, #00H
	MOV	P2M1, #00H
	MOV	P3M0, #00H

Test port

```

MOV     P3M1, #00H
MOV     P4M0, #00H
MOV     P4M1, #00H
MOV     P5M0, #00H
MOV     P5M1, #00H

MOV     T2L, #0FFH
MOV     T2H, #0FFH
MOV     AUXR, #18H
MOV     IE2, #ET2
SETB    EA

; Set the external counting mode and start the timer
; Enable timer interrupt

JMP     $

END

```

13.5.18 Timer, clock divider output

C Language code

The test operating frequency is
 // 11.0592MHz:

```

#include "reg51.h"
#include "intrins.h"

sfr
    T2L          = 0xd7;
sfr T2H          = 0xd6;
sfr AUXR        = 0x8e;
sfr INTCLKO     = 0x8f;
sfr P1M1        =
sfr P1M0        = 0x91;
sfr P0M1        = 0x92;
sfr P0M0        = 0x93;
sfr P2M1        = 0x94;
sfr P2M0        = 0x95;
sfr P3M1        = 0x96;
sfr P3M0        = 0xb1;
sfr P4M1        = 0xb2;
sfr P4M0        = 0xb3;
sfr P5M1        = 0xb4;
sfr P5M0        = 0xc9;
sfr P5M1        = 0xca;

void main()
{

P0M0 = 0x00;
P0M1 = 0x00;
P1M0 = 0x00;
P1M1 = 0x00;
P2M0 = 0x00;
P2M1 = 0x00;
P3M0 = 0x00;
P3M1 = 0x00;
P4M0 = 0x00;
P4M1 = 0x00;
P5M0 = 0x00;

```

```
P5M1 = 0x00;
```

```
T2L = 0x66;
```

```
T2H = 0xfc;
```

```
AUXR = 0x10;
```

```
INTCLKO = 0x04;
```

```
while (1);
```

```
}
```

```
//65536-11.0592M/12/1000
```

```
// Start the timer
```

```
// Enable clock output
```

Assembly code

The test operating frequency is
11.0592MHz

```
T2L      DATA      0D7H
T2H      DATA      0D6H
AUXR     DATA      8EH
INTCLKO  DATA      8FH
```

```
P1M1     DATA      091H
P1M0     DATA      092H
P0M1     DATA      093H
P0M0     DATA      094H
P2M1     DATA      095H
P2M0     DATA      096H
P3M1     DATA      0B1H
P3M0     DATA      0B2H
P4M1     DATA      0B3H
P4M0     DATA      0B4H
P5M1     DATA      0C9H
P5M0     DATA      0CAH
```

```
ORG      0000H
```

```
LJMP     MAIN
```

```
ORG      0100H
```

```
MAIN:
```

```
MOV     SP, #5FH
```

```
MOV     P0M0, #00H
```

```
MOV     P0M1, #00H
```

```
MOV     P1M0, #00H
```

```
MOV     P1M1, #00H
```

```
MOV     P2M0, #00H
```

```
MOV     P2M1, #00H
```

```
MOV     P3M0, #00H
```

```
MOV     P3M1, #00H
```

```
MOV     P4M0, #00H
```

```
MOV     P4M1, #00H
```

```
MOV     P5M0, #00H
```

```
MOV     P5M1, #00H
```

```
MOV     T2L, #66H
```

```
MOV     T2H, #0FCH
```

```
MOV     AUXR, #10H
```

```
MOV     INTCLKO, #04H
```

```
JMP     S
```

```
END
```

```
;65536-11.0592M/12/1000
```

```
// Start the timer
```

```
// Enable clock output
```

2 Timer for serial port Baud rate generator

13.5.19

c Language code

The test operating frequency is

11.0592MHz

```
#include "reg51.h"
#include "intrins.h"

#define FOSC 11059200UL
#define BRT (65536 - FOSC / 115200 / 4)

sfr AUXR = 0x8e;
sfr T2H = 0xd6;
sfr T2L = 0xd7;
sfr P1M1 = 0x91;
sfr P1M0 = 0x92;
sfr P0M1 = 0x93;
sfr P0M0 = 0x94;
sfr P2M1 = 0x95;
sfr P2M0 = 0x96;
sfr P3M1 = 0xb1;
sfr P3M0 = 0xb2;
sfr P4M1 = 0xb3;
sfr P4M0 = 0xb4;
sfr P5M1 = 0xc9;
sfr P5M0 = 0xca;

bit busy;
char wptr;
char rptr;
char buffer[16];

void UartIsr() interrupt 4
{
    if (TI)
    {
        TI = 0;
        busy = 0;
    }
    if (RI)
    {
        RI = 0;
        buffer[wptr++] = SBUF;
        wptr &= 0x0f;
    }
}

void UartInit()
{
    SCON = 0x50;
    T2L = BRT;
    T2H = BRT >> 8;
    AUXR = 0x15;
}
```

```

    wptr = 0x00;
    rptr = 0x00;
    busy = 0;
}

void UartSend(char dat)
{
    while (busy);
    busy = 1;
    SBUF = dat;
}

void UartSendStr(char *p)
{
    while (*p)
    {
        UartSend(*p++);
    }
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;

    UartInit();
    ES = 1;
    EA = 1;
    UartSendStr("Uart Test \r\n");

    while (1)
    {
        if (rptr != wptr)
        {
            UartSend(buffer[rptr++]);
            rptr &= 0x0f;
        }
    }
}
}

```

Assembly code

The test operating frequency is

11.0592MHz;

AUXR	DATA	8EH
T2H	DATA	0D6H
T2L	DATA	0D7H
BUSY	BIT	20H.0

WPTR DATA 21H
 RPTR DATA 22H
 BUFFER DATA 23H

;16 bytes

P1M1 DATA 091H
 P1M0 DATA 092H
 P0M1 DATA 093H
 P0M0 DATA 094H
 P2M1 DATA 095H
 P2M0 DATA 096H
 P3M1 DATA 0B1H
 P3M0 DATA 0B2H
 P4M1 DATA 0B3H
 P4M0 DATA 0B4H
 P5M1 DATA 0C9H
 P5M0 DATA 0CAH

ORG 0000H
 LJMP MAIN
 ORG 0023H
 LJMP UART_ISR

ORG 0100H

UART_ISR:

PUSH ACC
 PUSH PSW
 MOV PSW,#08H

JNB TI,CHKRI
 CLR TI
 CLR BUSY

CHKRI:

JNB RI,UARTISR_EXIT
 CLR RI
 MOV A,WPTR
 ANL A,#0FH
 ADD A,#BUFFER
 MOV R0,A
 MOV @R0,SBUF
 INC WPTR

UARTISR_EXIT:

POP PSW
 POP ACC
 RETI

UART_INIT:

MOV SCON,#50H
 MOV T2L,#0E8H
 MOV T2H,#0FFH
 MOV AUXR,#15H
 CLR BUSY
 MOV WPTR,#00H
 MOV RPTR,#00H
 RET

;65536-11059200/115200/4=0FFE8H

UART_SEND:

JB BUSY,\$
 SETB BUSY

```

MOV          SBUF,A
RET

UART_SENDSTR:

CLR          A
MOVC        A,@A+DPTR
JZ          SENDEND
LCALL       UART_SEND
INC         DPTR
JMP        UART_SENDSTR

SENDEND:

RET

MAIN:

MOV         SP,#5FH
MOV         P0M0,#00H
MOV         P0M1,#00H
MOV         P1M0,#00H
MOV         P1M1,#00H
MOV         P2M0,#00H
MOV         P2M1,#00H
MOV         P3M0,#00H
MOV         P3M1,#00H
MOV         P4M0,#00H
MOV         P4M1,#00H
MOV         P5M0,#00H
MOV         P5M1,#00H

LCALL       UART_INIT
SETB       ES
SETB       EA

MOV         DPTR,#STRING
LCALL       UART_SENDSTR

LOOP:

MOV         A,RPTR
XRL        A,WPTR
ANL        A,#0FH
JZ         LOOP
MOV         A,RPTR
ANL        A,#0FH
ADD        A,#BUFFER
MOV        R0,A
MOV        A,@R0
LCALL       UART_SEND
INC        RPTR
JMP        LOOP

STRING:

DB         'Uart Test ! ',0DH,0AH,00H

END

```

13.5.20 2 Timer for serial port 2 Baud rate generator

C Language code

// The test operating frequency is
11.0592MHz;

```
#include "reg51.h"
#include "intrins.h"

#define          FOSC          11059200UL
#define BRT          (65536 - FOSC / 115200 / 4)
sfr AUXR
sfr T2H          = 0x8e;
sfr T2L          = 0xd6;
sfr S2CON        = 0xd7;
sfr S2BUF        = 0x9a;
sfr IE2          = 0x9b;
sfr P1M1        = 0xaf;
sfr P1M0
sfr P0M1          = 0x91;
sfr P0M0          = 0x92;
sfr P2M1          = 0x93;
sfr P2M0          = 0x94;
sfr P3M1          = 0x95;
sfr P3M0          = 0x96;
sfr P4M1          = 0xb1;
sfr P4M0          = 0xb2;
sfr P5M1          = 0xb3;
sfr P5M0          = 0xb4;
sfr P5M1          = 0xc9;
sfr P5M0          = 0xca;

bit busy;
char wptr;
char rptr;
char buffer[16];

void Uart2Isr() interrupt 8
{
    if (S2CON & 0x02)
    {
        S2CON &= ~0x02;
        busy = 0;
    }
    if (S2CON & 0x01)
    {
        S2CON &= ~0x01;
        buffer[wptr++] = S2BUF;
        wptr &= 0x0f;
    }
}

void Uart2Init()
{
    S2CON = 0x10;
    T2L = BRT;
    T2H = BRT >> 8;
    AUXR = 0x14;
    wptr = 0x00;
    rptr = 0x00;
    busy = 0;
}
}
```

```

void Uart2Send(char dat)
{
    while (busy);
    busy = 1;
    S2BUF = dat;
}

void Uart2SendStr(char *p)
{
    while (*p)
    {
        Uart2Send(*p++);
    }
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;

    Uart2Init();
    IE2 = 0x01;
    EA = 1;
    Uart2SendStr("Uart Test !\r\n");
    while (1)
    {
        if (rptr != wptr)
        {
            Uart2Send(buffer[rptr++]);
            rptr &= 0x0f;
        }
    }
}

```

Assembly code

The test operating frequency is
11.0592MHz

AUXR	DATA	8EH
T2H	DATA	0D6H
T2L	DATA	0D7H
S2CON	DATA	9AH
S2BUF	DATA	9BH
IE2	DATA	0AFH
BUSY	BIT	20H.
WPTR	DATA	0 21H

```

RPTR      DATA      22H
BUFFER    DATA      23H      ;16 bytes

P1M1      DATA      091H
P1M0      DATA      092H
P0M1      DATA      093H
P0M0      DATA      094H
P2M1      DATA      095H
P2M0      DATA      096H
P3M1      DATA      0B1H
P3M0      DATA      0B2H
P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H
P5M0      DATA      0CAH

```

```

ORG      0000H
LJMP     MAIN
ORG      0043H
LJMP     UART2_ISR

```

```

ORG      0100H

```

UART2_ISR:

```

PUSH     ACC
PUSH     PSW
MOV      PSW,#08H

MOV      A,S2CON
JNB     ACC.1,CHKRI
ANL     S2CON,#NOT 02H
CLR     BUSY

```

CHKRI:

```

JNB     ACC.0,UART2ISR_EXIT
ANL     S2CON,#NOT 01H
MOV     A,WPTR
ANL     A,#0FH
ADD     A,#BUFFER
MOV     R0,A
MOV     @R0,S2BUF
INC     WPTR

```

UART2ISR_EXIT:

```

POP      PSW
POP      ACC
RETI

```

UART2_INIT:

```

MOV     S2CON,#10H
MOV     T2L,#0E8H      ;65536-11059200/115200/4=0FFE8H
MOV     T2H,#0FFH
MOV     AUXR,#14H
CLR     BUSY
MOV     WPTR,#00H
MOV     RPTR,#00H
RET

```

UART2_SEND:

```

JB      BUSY,S
SETB   BUSY

```

```

MOV     S2BUF,A
RET

UART2_SENDSTR:

CLR     A
MOV     A,@A+DPTR
JZ      SEND2END
LCALL  UART2_SEND
INC     DPTR
JMP     UART2_SENDSTR

SEND2END:

RET

MAIN:

MOV     SP,#5FH
MOV     P0M0,#00H
MOV     P0M1,#00H
MOV     P1M0,#00H
MOV     P1M1,#00H
MOV     P2M0,#00H
MOV     P2M1,#00H
MOV     P3M0,#00H
MOV     P3M1,#00H
MOV     P4M0,#00H
MOV     P4M1,#00H
MOV     P5M0,#00H
MOV     P5M1,#00H

LCALL  UART2_INIT
MOV     IE2,#01H
SETB   EA

MOV     DPTR,#STRING
LCALL  UART2_SENDSTR

LOOP:

MOV     A,RPTR
XRL    A,WPTR
ANL    A,#0FH
JZ      LOOP
MOV     A,RPTR
ANL    A,#0FH
ADD    A,#BUFFER
MOV     R0,A
MOV     A,@R0
LCALL  UART2_SEND
INC     RPTR
JMP     LOOP

STRING:  DB      'Uart Test ! ',0DH,0AH,00H

END

```

13.5.21 2 Timer for serial port 3 Baud rate generator

C Language code

// The test operating frequency is

```

#include "reg51. h"
#include "intrins. h"

#define          FOSC          11059200UL
#define BRT          (65536 - FOSC / 115200 / 4)

sfr AUXR

sfr T2H          =          0x8e;
sfr T2L          =          0xd6;
sfr S3CON        =          0xd7;
sfr S3BUF        =          0xac;
sfr IE2          =          0xad;
sfr P0M1         =          0xaf;

sfr P0M0

sfr P1M1          =          0x93;
sfr P1M0          =          0x94;
sfr P2M1          =          0x91;
sfr P2M0          =          0x92;
sfr P3M1          =          0x95;
sfr P3M0          =          0x96;
sfr P4M1          =          0xb1;
sfr P4M0          =          0xb2;
sfr P5M1          =          0xb3;
sfr P5M0          =          0xb4;
sfr P6M1          =          0xc4;
sfr P6M0          =          0xc5;
sfr P7M1          =          0xc6;
sfr P7M0          =          0xc7;
sfr P8M1          =          0xc8;
sfr P8M0          =          0xc9;
sfr P9M1          =          0xca;
sfr P9M0          =          0xcb;

bit busy;

char wptr;
char rptr;
char buffer[16];

void Uart3Isr() interrupt 17
{
    if (S3CON & 0x02)
    {
        S3CON &= ~0x02;
        busy = 0;
    }
    if (S3CON & 0x01)
    {
        S3CON &= ~0x01;
        buffer[wptr++] = S3BUF;
        wptr &= 0x0f;
    }
}

void Uart3Init()
{
    S3CON = 0x10;
    T2L = BRT;
    T2H = BRT >> 8;
    AUXR = 0x14;
    wptr = 0x00;
    rptr = 0x00;
    busy = 0;
}

```



```

void Uart3Send(char dat)
{
    while (busy);
    busy = 1;
    S3BUF = dat;
}

void Uart3SendStr(char *p)
{
    while (*p)
    {
        Uart3Send(*p++);
    }
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;

    Uart3Init();
    IE2 = 0x08;
    EA = 1;
    Uart3SendStr("Uart Test \r\n");
    while (1)
    {
        if (rptr != wptr)
        {
            Uart3Send(buffer[rptr++]);
            rptr &= 0x0f;
        }
    }
}

```

Assembly code

The test operating frequency is

11.0592MHz

AUXR	DATA	8EH
T2H	DATA	0D6H
T2L	DATA	0D7H
S3CON	DATA	0ACH
S3BUF	DATA	0ADH
IE2	DATA	0AFH
BUSY	BIT	20H.
WPTR	DATA	0 21H
RPTR	DATA	22H

```

BUFFER          DATA          23H          ;16 bytes

P0M1            DATA          093H
P0M0            DATA          094H
P1M1            DATA          091H
P1M0            DATA          092H
P2M1            DATA          095H
P2M0            DATA          096H
P3M1            DATA          0B1H
P3M0            DATA          0B2H
P4M1            DATA          0B3H
P4M0            DATA          0B4H
P5M1            DATA          0C9H
P5M0            DATA          0CAH

                ORG            0000H
                LJMP          MAIN
                ORG            008BH
                LJMP          UART3_ISR

                ORG            0100H

UART3_ISR:
                PUSH          ACC
                PUSH          PSW
                MOV           PSW,#08H

                MOV           A,S3CON
                JNB          ACC.1,CHKRI
                ANL          S3CON,#NOT 02H
                CLR          BUSY

CHKRI:
                JNB          ACC.0,UART3ISR_EXIT
                ANL          S3CON,#NOT 01H
                MOV           A,WPTR
                ANL          A,#0FH
                ADD          A,#BUFFER
                MOV           R0,A
                MOV           @R0,S3BUF
                INC           WPTR

UART3ISR_EXIT:
                POP           PSW
                POP           ACC
                RETI

UART3_INIT:
                MOV           S3CON,#10H
                MOV           T2L,#0E8H          ;65536-11059200/115200/4=0FFE8H
                MOV           T2H,#0FFH
                MOV           AUXR,#14H
                CLR          BUSY
                MOV           WPTR,#00H
                MOV           RPTR,#00H
                RET

UART3_SEND:
                JB           BUSY,$
                SETB        BUSY
                MOV           S3BUF,A

```

```

        RET

UART3_SENDSTR:

        CLR            A
        MOVC          A,@A+DPTR
        JZ            SEND3END
        LCALL         UART3_SEND
        INC           DPTR
        JMP           UART3_SENDSTR

SEND3END:

        RET

MAIN:

        MOV           SP,#5FH
        MOV           P0M0,#00H
        MOV           P0M1,#00H
        MOV           P1M0,#00H
        MOV           P1M1,#00H
        MOV           P2M0,#00H
        MOV           P2M1,#00H
        MOV           P3M0,#00H
        MOV           P3M1,#00H
        MOV           P4M0,#00H
        MOV           P4M1,#00H
        MOV           P5M0,#00H
        MOV           P5M1,#00H

        LCALL         UART3_INIT
        MOV           IE2,#08H
        SETB         EA

        MOV           DPTR,#STRING
        LCALL         UART3_SENDSTR

LOOP:

        MOV           A,RPTR
        XRL          A,WPTR
        ANL          A,#0FH
        JZ            LOOP
        MOV           A,RPTR
        ANL          A,#0FH
        ADD          A,#BUFFER
        MOV           R0,A
        MOV           A,@R0
        LCALL         UART3_SEND
        INC          RPTR
        JMP           LOOP

STRING:

        DB           'Uart Test ! ',0DH,0AH,00H

        END

```

13.5.22 2 Timer for serial port 4 Baud rate generator

C Language code

//The test operating frequency is

```

#include "reg51.h"

#include "intrins.h"

#define          FOSC          11059200UL
#define BRT          (65536 - FOSC / 115200 / 4)

sfr AUXR

sfr T2H          = 0x8e;
sfr T2L          = 0xd6;
sfr S4CON        = 0xd7;
sfr S4BUF        = 0x84;
sfr IE2          = 0x85;
sfr P0M1         = 0xaf;

sfr P0M0

sfr P1M1          = 0x93;
sfr P1M0          = 0x94;
sfr P2M1          = 0x91;
sfr P2M0          = 0x92;
sfr P3M1          = 0x95;
sfr P3M0          = 0x96;
sfr P4M1          = 0xb1;
sfr P4M0          = 0xb2;
sfr P5M1          = 0xb3;
sfr P5M0          = 0xb4;
sfr P6M1          = 0xc9;
sfr P6M0          = 0xca;

bit busy;

char wptr;

char rptr;

char buffer[16];

void Uart4Isr() interrupt 18
{
    if (S4CON & 0x02)
    {
        S4CON &= ~0x02;
        busy = 0;
    }
    if (S4CON & 0x01)
    {
        S4CON &= ~0x01;
        buffer[wptr++] = S4BUF;
        wptr &= 0x0f;
    }
}

void Uart4Init()
{
    S4CON = 0x10;
    T2L = BRT;
    T2H = BRT >> 8;
    AUXR = 0x14;
    wptr = 0x00;
    rptr = 0x00;
    busy = 0;
}

```

```

void Uart4Send(char dat)
{
    while (busy);
    busy = 1;
    S4BUF = dat;
}

void Uart4SendStr(char *p)
{
    while (*p)
    {
        Uart4Send(*p++);
    }
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;

    Uart4Init();
    IE2 = 0x10;
    EA = 1;
    Uart4SendStr("Uart Test \r\n");
    while (1)
    {
        if (rptr != wptr)
        {
            Uart4Send(buffer[rptr++]);
            rptr &= 0x0f;
        }
    }
}

```

Assembly code

The test operating frequency is
11.0592MHz

AUXR	DATA	8EH
T2H	DATA	0D6H
T2L	DATA	0D7H
S4CON	DATA	84H
S4BUF	DATA	85H
IE2	DATA	0AFH
BUSY	BIT	20H.
WPTR	DATA	0 21H
RPTR	DATA	22H

```

BUFFER          DATA          23H          ;16 bytes

P0M1            DATA          093H
P0M0            DATA          094H
P1M1            DATA          091H
P1M0            DATA          092H
P2M1            DATA          095H
P2M0            DATA          096H
P3M1            DATA          0B1H
P3M0            DATA          0B2H
P4M1            DATA          0B3H
P4M0            DATA          0B4H
P5M1            DATA          0C9H
P5M0            DATA          0CAH

                ORG            0000H
                LJMP          MAIN
                ORG            0093H
                LJMP          UART4_ISR

                ORG            0100H

UART4_ISR:
                PUSH          ACC
                PUSH          PSW
                MOV           PSW,#08H

                MOV           S4CON
                JNB          ACC.1,CHKRI
                ANL          S4CON,#NOT 02H
                CLR          BUSY

CHKRI:
                JNB          ACC.0,UART4ISR_EXIT
                ANL          S4CON,#NOT 01H
                MOV           A,WPTR
                ANL          A,#0FH
                ADD          A,#BUFFER
                MOV           R0,A
                MOV           @R0,S4BUF
                INC           WPTR

UART4ISR_EXIT:
                POP           PSW
                POP           ACC
                RETI

UART4_INIT:
                MOV           S4CON,#10H
                MOV           T2L,#0E8H          ;65536-11059200/115200/A=0FFE8H
                MOV           T2H,#0FFH
                MOV           AUXR,#14H
                CLR          BUSY
                MOV           WPTR,#00H
                MOV           RPTR,#00H
                RET

UART4_SEND:
                JB           BUSY,S
                SETB         BUSY
                MOV           S4BUF,A

```

```

    RET

UART4_SENDSTR:

    CLR        A
    MOVC       A,@A+DPTR
    JZ         SEND4END
    LCALL      UART4_SEND
    INC        DPTR
    JMP        UART4_SENDSTR

SEND4END:

    RET

MAIN:

    MOV        SP,#5FH
    MOV        P0M0,#00H
    MOV        P0M1,#00H
    MOV        P1M0,#00H
    MOV        P1M1,#00H
    MOV        P2M0,#00H
    MOV        P2M1,#00H
    MOV        P3M0,#00H
    MOV        P3M1,#00H
    MOV        P4M0,#00H
    MOV        P4M1,#00H
    MOV        P5M0,#00H
    MOV        P5M1,#00H

    LCALL      UART4_INIT
    MOV        IE2,#10H
    SETB       EA

    MOV        DPTR,#STRING
    LCALL      UART4_SENDSTR

LOOP:

    MOV        A,RPTR
    XRL        A,WPTR
    ANL        A,#0FH
    JZ         LOOP
    MOV        A,RPTR
    ANL        A,#0FH
    ADD        A,#BUFFER
    MOV        R0,A
    MOV        A,@R0
    LCALL      UART4_SEND
    INC        RPTR
    JMP        LOOP

STRING:

    DB         'Uart Test! ',0DH,0AH,00H

    END

```

13.5.23 3 Timer (16 Bits are automatically overloaded), used as timing

C Language code

// The test operating frequency is

```
#include "reg51.h"
#include "intrins.h"

sfr
    sfr T4L      T4T3M      = 0xd1;
    sfr T4H      = 0xd3;
    sfr T3L      = 0xd2;
    sfr T3H      = 0xd5;
    sfr T2L      = 0xd4;
    sfr T2H      = 0xd7;
    sfr AUXR     = 0xd6;
    sfr IE2      = 0x8e;
    sfr IE2      = 0xaf;
#define ET2      0x04
#define ET3      0x20
#define ET4      0x40
    sfr AUXINTIF = 0xef;
    sfr AUXINTIF = 0x01
#define T2IF     0x02
#define T3IF     0x04
#define T4IF
sfr P1M1
    sfr P1M0     = 0x91;
    sfr P0M1     = 0x92;
    sfr P0M0     = 0x93;
    sfr P2M1     = 0x94;
    sfr P2M0     = 0x95;
    sfr P3M1     = 0x96;
    sfr P3M0     = 0xb1;
    sfr P4M1     = 0xb2;
    sfr P4M0     = 0xb3;
    sfr P5M1     = 0xb4;
    sfr P5M0     = 0xc9;
    sfr P5M0     = 0xca;
sbit P10
    sbit P10     = P1^0;
```

```
void TM3_Isr() interrupt 19
```

```
{
    P10 = ! P10; // Test port
}
```

```
void main()
```

```
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    T3L = 0x66;
    T3H = 0xfc;
}
```

//65536-11.0592M/12/1000

```
T4T3M = 0x08;
```

```
IE2 = ET3;
```

```
EA = 1;
```

```
while (1);
```

```
}
```

```
// Start the timer
// Enable timer interrupt
```

Assembly code

The test operating frequency is 11.0592MHz

T4T3M	DATA	0D1H
T4L	DATA	0D3H
T4H	DATA	0D2H
T3L	DATA	0D5H
T3H	DATA	0D4H
T2L	DATA	0D7H
T2H	DATA	0D6H
AUXR	DATA	8EH
IE2	DATA	0AFH
ET2	EQU	04H
ET3	EQU	20H
ET4	EQU	40H
AUXINTIF	DATA	0EFH
T2IF	EQU	01H
T3IF	EQU	02H
T4IF	EQU	04H
P1M1	DATA	091H
P1M0	DATA	092H
P0M1	DATA	093H
P0M0	DATA	094H
P2M1	DATA	095H
P2M0	DATA	096H
P3M1	DATA	0B1H
P3M0	DATA	0B2H
P4M1	DATA	0B3H
P4M0	DATA	0B4H
P5M1	DATA	0C9H
P5M0	DATA	0CAH
	ORG	0000H
	LJMP	MAIN
	ORG	009BH
	LJMP	TM3ISR
	ORG	0100H
TM3ISR:		
	CPL	P1.0
	RETI	
MAIN:		
	MOV	SP, #5FH
	MOV	P0M0, #00H
	MOV	P0M1, #00H
	MOV	P1M0, #00H
	MOV	P1M1, #00H
	MOV	P2M0, #00H
	MOV	P2M1, #00H

Test port

```

MOV     P3M0, #00H
MOV     P3M1, #00H
MOV     P4M0, #00H
MOV     P4M1, #00H
MOV     P5M0, #00H
MOV     P5M1, #00H

MOV     T3L, #66H           ;65536-11.0592M/12/1000
MOV     T3H, #0FCH
MOV     T4T3M, #08H       ; Start the timer
MOV     IE2, #ET3        ; Enable timer interrupt
SETB    EA

JMP     $

END

```

13.5.24 Timer (external counting-extended T3 Interrupt for external falling edge)

c Language code

// The test operating frequency is 11.0592MHz;

```

#include "reg51.h"
#include "intrins.h"

sfr
sfr T4L      T4T3M      = 0xd1;
sfr T4H      = 0xd3;
sfr T4H      = 0xd2;
sfr T3L      = 0xd5;
sfr T3H      = 0xd4;
sfr T2L      = 0xd7;
sfr T2H      = 0xd6;
sfr AUXR     = 0x8e;
sfr IE2      = 0xaf;
#define ET2      0x04
#define ET3      0x20
#define ET4      0x40
sfr AUXINTIF = 0xef;
#define T2IF     0x02
#define T3IF     0x04
#define T4IF

sfr P1M1
sfr P1M0      = 0x91;
sfr P0M1      = 0x92;
sfr P0M0      = 0x93;
sfr P2M1      = 0x94;
sfr P2M0      = 0x95;
sfr P2M0      = 0x96;
sfr P3M1      = 0xb1;
sfr P3M0      = 0xb2;
sfr P4M1      = 0xb3;
sfr P4M0      = 0xb4;
sfr P5M1      = 0xc9;
sfr P5M0      = 0xca;

```

```

sbit          P10          =          P1^0;

void TM3_Isr() interrupt 19
{
    P10 = ! P10;          // Test port
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    T3L = 0x66;          //65536-11.0592M/12/1000
    T3H = 0xfc;
    T4T3M = 0x0c;      // Set the external counting mode and start the timer
    IE2 = ET3;        // Enable timer interrupt
    EA = 1;
    while (1);
}

```

Assembly code

The test operating frequency is
11.0592MHz.

T4T3M	DATA	0D1H
T4L	DATA	0D3H
T4H	DATA	0D2H
T3L	DATA	0D5H
T3H	DATA	0D4H
T2L	DATA	0D7H
T2H	DATA	0D6H
AUXR	DATA	8EH
IE2	DATA	0AFH
ET2	EQU	04H
ET3	EQU	20H
ET4	EQU	40H
AUXINTIF	DATA	0EFH
T2IF	EQU	01H
T3IF	EQU	02H
T4IF	EQU	04H
P1M1	DATA	091H
P1M0	DATA	092H
P0M1	DATA	093H
P0M0	DATA	094H
P2M1	DATA	095H
P2M0	DATA	096H
P3M1	DATA	0B1H
P3M0	DATA	0B2H

```

P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H
P5M0      DATA      0CAH

```

```

ORG      0000H
LJMP     MAIN
ORG      009BH
LJMP     TM3ISR

```

```

TM3ISR:
ORG      0100H

CPL      P1.0      ; Test port
RETI

```

```

MAIN:
MOV      SP, #5FH
MOV      P0M0, #00H
MOV      P0M1, #00H
MOV      P1M0, #00H
MOV      P1M1, #00H
MOV      P2M0, #00H
MOV      P2M1, #00H
MOV      P3M0, #00H
MOV      P3M1, #00H
MOV      P4M0, #00H
MOV      P4M1, #00H
MOV      P5M0, #00H
MOV      P5M1, #00H

```

```

MOV      T3L, #66H      ;65536-11.0592M/12/1000
MOV      T3H, #0FCH
MOV      T4T3M, #0CH    ; Set the external counting mode and start the timer
MOV      IE2, #ET3     ; Enable timer interrupt
SETB     EA

```

```

JMP      $

END

```

13.5.25 Timer, clock divider output

c Language code

```

// The test operating frequency is
// 11.0592MHz;

```

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```
sfr
```

```
sfr T4L      T4T3M      = 0xd1;
```

```
= 0xd3;
```

```
sfr T4H      = 0xd2;
```

```
sfr T3L      = 0xd5;
```

```
sfr T3H      = 0xd4;
```

```
sfr T2L      = 0xd7;
```

```
sfr T2H      = 0xd6;
```

```

sfr      P1M1      = 0x91;
sfr      P1M0      = 0x92;
sfr      P0M1      = 0x93;
sfr      P0M0      = 0x94;
sfr      P2M1      = 0x95;
sfr      P2M0      = 0x96;
sfr      P3M1      = 0xb1;
sfr      P3M0      = 0xb2;
sfr      P4M1      = 0xb3;
sfr      P4M0      = 0xb4;
sfr      P5M1      = 0xc9;
sfr      P5M0      = 0xca;

```

```
void main()
{

```

```
    P0M0 = 0x00;

```

```
    P0M1 = 0x00;

```

```
    P1M0 = 0x00;

```

```
    P1M1 = 0x00;

```

```
    P2M0 = 0x00;

```

```
    P2M1 = 0x00;

```

```
    P3M0 = 0x00;

```

```
    P3M1 = 0x00;

```

```
    P4M0 = 0x00;

```

```
    P4M1 = 0x00;

```

```
    P5M0 = 0x00;

```

```
    P5M1 = 0x00;

```

```
    T3L = 0x66;

```

```
//65536-11.0592M/12/1000
```

```
    T3H = 0xfc;

```

```
    T4T3M = 0x09;

```

```
// Enable the clock output and start the timer
```

```
    while (1);

```

```

}

```

Assembly code

The test operating frequency is
11.0592MHz

```

T4T3M      DATA      0D1H
T4L        DATA      0D3H
T4H        DATA      0D2H
T3L        DATA      0D5H
T3H        DATA      0D4H
T2L        DATA      0D7H
T2H        DATA      0D6H

P1M1      DATA      091H
P1M0      DATA      092H
P0M1      DATA      093H
P0M0      DATA      094H
P2M1      DATA      095H
P2M0      DATA      096H
P3M1      DATA      0B1H
P3M0      DATA      0B2H
P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H

```

```

PSM0      DATA      0CAH

          ORG         0000H
          LJMP        MAIN

          ORG         0100H

MAIN:

          MOV         SP, #5FH
          MOV         P0M0, #00H
          MOV         P0M1, #00H
          MOV         P1M0, #00H
          MOV         P1M1, #00H
          MOV         P2M0, #00H
          MOV         P2M1, #00H
          MOV         P3M0, #00H
          MOV         P3M1, #00H
          MOV         P4M0, #00H
          MOV         P4M1, #00H
          MOV         P5M0, #00H
          MOV         P5M1, #00H

          MOV         T3L, #66H
          MOV         T3H, #0FCH
          MOV         T4T3M, #09H

          JMP         $

          END
    
```

;65536-11.0592M/12/1000

; Enable the clock output and start the timer

3 Timer for serial port Baud rate generator

c Language code

The test operating frequency is

```

#include "reg51.h"
#include "intrins.h"

#define FOSC 11059200UL
#define BRT (65536 - FOSC / 115200 / 4)

sfr T4T3M

sfr T4L = 0xd1;
sfr T4H = 0xd3;
sfr T3L = 0xd2;
sfr T3H = 0xd5;
sfr T2L = 0xd4;
sfr T2H = 0xd7;
sfr T1L = 0xd6;
sfr T1H = 0xd8;
sfr S3CON = 0xac;
sfr S3BUF = 0xad;
sfr IE2 = 0xaf;

sfr P0M1

sfr P0M0 = 0x93;
sfr P1M1 = 0x94;
sfr P1M0 = 0x91;
sfr P2M1 = 0x92;
    
```



```

sfr      P2M1      = 0x95;
sfr      P2M0      = 0x96;
sfr      P3M1      = 0xb1;
sfr      P3M0      = 0xb2;
sfr      P4M1      = 0xb3;
sfr      P4M0      = 0xb4;
sfr      P5M1      = 0xc9;
sfr      P5M0      = 0xca;

```

```

bit      busy;
char     wptr;
char     rptr;
char     buffer[16];

```

```
void Uart3Isr() interrupt 17
```

```

{
    if (S3CON & 0x02)
    {
        S3CON &= ~0x02;
        busy = 0;
    }
    if (S3CON & 0x01)
    {

```

```
        S3CON &= ~0x01;
```

```
        buffer[wptr++] = S3BUF;
```

```
        wptr &= 0x0f;
```

```
    }
}
```

```
void Uart3Init()
```

```

{
    S3CON = 0x50;
    T3L = BRT;
    T3H = BRT >> 8;
    T3T3M = 0x0a;
    wptr = 0x00;
    rptr = 0x00;
    busy = 0;
}

```

```
void Uart3Send(char dat)
```

```

{
    while (busy);
    busy = 1;
    S3BUF = dat;
}

```

```
void Uart3SendStr(char *p)
```

```

{
    while (*p)
    {
        Uart3Send(*p++);
    }
}

```

```
void main()
```

```

{
    P0M0 = 0x00;
    P0M1 = 0x00;
}

```

```

P1M0 = 0x00;
P1M1 = 0x00;
P2M0 = 0x00;
P2M1 = 0x00;
P3M0 = 0x00;
P3M1 = 0x00;
P4M0 = 0x00;
P4M1 = 0x00;
P5M0 = 0x00;
P5M1 = 0x00;

```

```

Uart3Init();
IE2 = 0x08;
EA = 1;
Uart3SendStr("Uart Test !r!\n");
while (1)
{
    if (rptr != wptr)
    {
        Uart3Send(buffer[rptr++]);
        rptr &= 0x0f;
    }
}
}

```

Assembly code

The test operating frequency is

11.0592MHz

T4T3M	DATA	0D1H	
T4L	DATA	0D3H	
T4H	DATA	0D2H	
T3L	DATA	0D5H	
T3H	DATA	0D4H	
T2L	DATA	0D7H	
T2H	DATA	0D6H	
S3CON	DATA	0ACH	
S3BUF	DATA	0ADH	
IE2	DATA	0AFH	
BUSY	BIT	20H	
WPTR	DATA	0 21H	
RPTR	DATA	22H	
BUFFER	DATA	23H	:16 bytes
P0M1	DATA	093H	
P0M0	DATA	094H	
P1M1	DATA	091H	
P1M0	DATA	092H	
P2M1	DATA	095H	
P2M0	DATA	096H	
P3M1	DATA	0B1H	
P3M0	DATA	0B2H	
P4M1	DATA	0B3H	
P4M0	DATA	0B4H	
P5M1	DATA	0C9H	
P5M0	DATA	0CAH	

```

    ORG      0000H
    LJMP    MAIN
    ORG      008BH
    LJMP    UART3_ISR

    ORG      0100H

UART3_ISR:
    PUSH   ACC
    PUSH   PSW
    MOV    PSW,#08H

    MOV    A,S3CON
    JNB   ACC.1,CHKRI
    ANL   S3CON,#NOT 02H
    CLR   BUSY

CHKRI:
    JNB   ACC.0,UART3ISR_EXIT
    ANL   S3CON,#NOT 01H
    MOV   A,WPTR
    ANL   A,#0FH
    ADD   A,#BUFFER
    MOV   R0,A
    MOV   @R0,S3BUF
    INC   WPTR

UART3ISR_EXIT:
    POP   PSW
    POP   ACC
    RET

UART3_INIT:
    MOV   S3CON,#50H
    MOV   T3L,#0E8H      ;65536-11059200/115200/4=0FFE8H
    MOV   T3H,#0FFH
    MOV   T4T3M,#0AH
    CLR   BUSY
    MOV   WPTR,#00H
    MOV   RPTR,#00H
    RET

UART3_SEND:
    JB    BUSY,S
    SETB  BUSY
    MOV   S3BUF,A
    RET

UART3_SENDSTR:
    CLR   A
    MOVC  A,@A+DPTR
    JZ    SEND3END
    LCALL UART3_SEND
    INC   DPTR
    JMP   UART3_SENDSTR

SEND3END:
    RET

MAIN:
    MOV   SP,#5FH
    MOV   P0M0,#00H

```

```

MOV        P0M1, #00H
MOV        P1M0, #00H
MOV        P1M1, #00H
MOV        P2M0, #00H
MOV        P2M1, #00H
MOV        P3M0, #00H
MOV        P3M1, #00H
MOV        P4M0, #00H
MOV        P4M1, #00H
MOV        P5M0, #00H
MOV        P5M1, #00H

LCALL     UART3_INIT
MOV        IE2, #08H
SETB     EA

MOV        DPTR, #STRING
LCALL     UART3_SENDSTR

LOOP:

MOV        A, RPTR
XRL        A, WPTR
ANL        A, #0FH
JZ         LOOP
MOV        A, RPTR
ANL        A, #0FH
ADD        A, #BUFFER
MOV        R0, A
MOV        A, @R0
LCALL     UART3_SEND
INC        RPTR
JMP        LOOP

STRING:    DB            'Uart Test ! ', 0DH, 0AH, 00H

END

```

4 Timer (16 13.5.27 Bits are automatically overloaded), used as timing

c Language code

The test operating frequency is 11.0592MHz

```

#include "reg51.h"
#include "intrins.h"

sfr
sfr T4L      T4T3M      = 0xd1;
sfr T4H      = 0xd3;
sfr T3L      = 0xd2;
sfr T3H      = 0xd5;
sfr T2L      = 0xd4;
sfr T2H      = 0xd7;
sfr T2H      = 0xd6;
sfr AUXR     = 0x8e;
sfr IE2      = 0xaf;
#define ET2      0x04

```

```

#define ET3 0x20
#define ET4 0x40
sfr AUXINTIF = 0xef;
#define T2IF 0x01
#define T3IF 0x02
#define T4IF 0x04

sfr P1M1 = 0x91;
sfr P1M0 = 0x92;
sfr P0M1 = 0x93;
sfr P0M0 = 0x94;
sfr P2M1 = 0x95;
sfr P2M0 = 0x96;
sfr P3M1 = 0xb1;
sfr P3M0 = 0xb2;
sfr P4M1 = 0xb3;
sfr P4M0 = 0xb4;
sfr P5M1 = 0xc9;
sfr P5M0 = 0xca;

sbit P10 = P1^0;

```

```
void TM4_Isr() interrupt 20
```

```
{
    P10 = ! P10; // Test port
}
```

```
void main()
```

```
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    T4L = 0x66; //65536-11.0592M/12/1000
    T4H = 0xfc;
    T4T3M = 0x80; // Start the timer
    IE2 = ET4; // Enable timer interrupt
    EA = 1;
    while (1);
}
```

Assembly code

```
The test operating frequency is 11.0592MHz
```

```

T4T3M    DATA    0D1H
T4L      DATA    0D3H
T4H      DATA    0D2H
T3L      DATA    0D5H

```

T3H DATA 0D4H
 T2L DATA 0D7H
 T2H DATA 0D6H
 AUXR DATA 8EH
 IE2 DATA 0AFH
 ET2 EQU 04H
 ET3 EQU 20H
 ET4 EQU 40H
 AUXINTIF DATA 0EFH
 T2IF EQU 01H
 T3IF EQU 02H
 T4IF EQU 04H

P1M1 DATA 091H
 P1M0 DATA 092H
 P0M1 DATA 093H
 P0M0 DATA 094H
 P2M1 DATA 095H
 P2M0 DATA 096H
 P3M1 DATA 0B1H
 P3M0 DATA 0B2H
 P4M1 DATA 0B3H
 P4M0 DATA 0B4H
 P5M1 DATA 0C9H
 P5M0 DATA 0CAH

ORG 0000H
 LJMP MAIN
 ORG 00A3H
 LJMP TM4ISR

ORG 0100H
 TM4ISR:
 CPL P1.0 ; Test port
 RETI

MAIN:
 MOV SP, #5FH
 MOV P0M0, #00H
 MOV P0M1, #00H
 MOV P1M0, #00H
 MOV P1M1, #00H
 MOV P2M0, #00H
 MOV P2M1, #00H
 MOV P3M0, #00H
 MOV P3M1, #00H
 MOV P4M0, #00H
 MOV P4M1, #00H
 MOV P5M0, #00H
 MOV P5M1, #00H

MOV T4L, #66H ;65536-11.0592M/12/1000
 MOV T4H, #0FCH
 MOV T4T3M, #80H ; Start the timer
 MOV IE2, #ET4 ; Enable timer interrupt
 SETB EA

JMP \$

END

13.5.28 Timer (external counting-extended T4 Interrupt for external falling edge)

C Language code

// The test operating frequency is
11.0592MHz

```

#include "reg51.h"
#include "intrins.h"

sfr
    T4T3M          = 0xd1;
    T4H            = 0xd3;
    T4L            = 0xd2;
    T3L            = 0xd5;
    T3H            = 0xd4;
    T2L            = 0xd7;
    T2H            = 0xd6;
    AUXR           = 0x8e;
    IE2            = 0xaf;
#define ET2        0x04
#define ET3        0x20
#define ET4        0x40
    AUXINTIF       = 0xef;
#define T2IF       0x02
#define T3IF       0x04
#define T4IF
    P1M1           =
    P1M0           = 0x91;
    P0M1           = 0x92;
    P0M0           = 0x93;
    P2M1           = 0x94;
    P2M0           = 0x95;
    P3M1           = 0x96;
    P3M0           = 0xb1;
    P4M1           = 0xb2;
    P4M0           = 0xb3;
    P5M1           = 0xb4;
    P5M0           = 0xc9;
    P5M0           = 0xca;
sbit P10
    = P1^0;

```

void TM4_Isr() interrupt 20

```

{
    P10 = ! P10;           // Test port
}

```

void main()

```

{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
}

```



```

P3M0 = 0x00;

P3M1 = 0x00;

P4M0 = 0x00;

P4M1 = 0x00;

P5M0 = 0x00;

P5M1 = 0x00;

T4L = 0x66; //65536-11.0592M/12/1000

T4H = 0xfc;

T4T3M = 0xc0; // Set the external counting mode and start the timer
// Enable timer interrupt

IE2 = ET4;

EA = 1;

while (1);

}

```

Assembly code

The test operating frequency is
11.0592MHz

```

T4T3M      DATA      0D1H
T4L        DATA      0D3H
T4H        DATA      0D2H
T3L        DATA      0D5H
T3H        DATA      0D4H
T2L        DATA      0D7H
T2H        DATA      0D6H
AUXR       DATA      8EH
IE2        DATA      0AFH
ET2        EQU        04H
ET3        EQU        20H
ET4        EQU        40H
AUXINTIF   DATA      0EFH
T2IF       EQU        01H
T3IF       EQU        02H
T4IF       EQU        04H

P1M1       DATA      091H
P1M0       DATA      092H
P0M1       DATA      093H
P0M0       DATA      094H
P2M1       DATA      095H
P2M0       DATA      096H
P3M1       DATA      0B1H
P3M0       DATA      0B2H
P4M1       DATA      0B3H
P4M0       DATA      0B4H
P5M1       DATA      0C9H
P5M0       DATA      0CAH

          ORG          0000H
          LJMP        MAIN
          ORG          0043H
          LJMP        TM4ISR

          ORG          0100H
TM4ISR:
          CPL          P1.0
          RETI

```

Test port

MAIN:

```

MOV     SP, #5FH
MOV     P0M0, #00H
MOV     P0M1, #00H
MOV     P1M0, #00H
MOV     P1M1, #00H
MOV     P2M0, #00H
MOV     P2M1, #00H
MOV     P3M0, #00H
MOV     P3M1, #00H
MOV     P4M0, #00H
MOV     P4M1, #00H
MOV     P5M0, #00H
MOV     P5M1, #00H

MOV     T4L, #66H                ;65536-11.0592M/12/1000
MOV     T4H, #0FCH
MOV     T4T3M, #0C0H           ; Set the external counting mode and start the timer
MOV     IE2, #ET4              ; Enable timer interrupt
SETB    EA

JMP     S

END

```

13.5.29 Timer, clock divider output

C Language code

// The test operating frequency is 11.0592MHz

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```
sfr
```

```
sfr T4L      T4T3M      = 0xd1;
```

```
= 0xd3;
```

```
sfr T4H      = 0xd2;
```

```
= 0xd5;
```

```
sfr T3L      = 0xd4;
```

```
= 0xd7;
```

```
sfr T3H      = 0xd6;
```

```
sfr T2L      = 0xd6;
```

```
sfr T2H      = 0xd6;
```

```
sfr P1M1     = 0x91;
```

```
sfr P1M0     = 0x92;
```

```
sfr P0M1     = 0x93;
```

```
sfr P0M0     = 0x94;
```

```
sfr P2M1     = 0x95;
```

```
sfr P2M0     = 0x96;
```

```
sfr P3M1     = 0xb1;
```

```
sfr P3M0     = 0xb2;
```

```
sfr P4M1     = 0xb3;
```

```
sfr P4M0     = 0xb4;
```

```
sfr P5M1     = 0xc9;
```

```
sfr P5M0     = 0xca;
```

```
void main()
{
```

```
    P0M0 = 0x00;
```

```
    P0M1 = 0x00;
```

```
    P1M0 = 0x00;
```

```
    P1M1 = 0x00;
```

```
    P2M0 = 0x00;
```

```
    P2M1 = 0x00;
```

```
    P3M0 = 0x00;
```

```
    P3M1 = 0x00;
```

```
    P4M0 = 0x00;
```

```
    P4M1 = 0x00;
```

```
    P5M0 = 0x00;
```

```
    P3M1 = 0x00;
```

```
    T4L = 0x66;
```

```
//65536-11.0592M/12/1000
```

```
    T4H = 0xfc;
```

```
    T4T3M = 0x90;
```

```
// Enable the clock output and start the timer
```

```
    while (1);
```

```
}
```

Assembly code

The test operating frequency is 11.0592MHz;

```
T4T3M      DATA      0D1H
```

```
T4L        DATA      0D3H
```

```
T4H        DATA      0D2H
```

```
T3L        DATA      0D5H
```

```
T3H        DATA      0D4H
```

```
T2L        DATA      0D7H
```

```
T2H        DATA      0D6H
```

```
P1M1      DATA      091H
```

```
P1M0      DATA      092H
```

```
P0M1      DATA      093H
```

```
P0M0      DATA      094H
```

```
P2M1      DATA      095H
```

```
P2M0      DATA      096H
```

```
P3M1      DATA      0B1H
```

```
P3M0      DATA      0B2H
```

```
P4M1      DATA      0B3H
```

```
P4M0      DATA      0B4H
```

```
P5M1      DATA      0C9H
```

```
P5M0      DATA      0CAH
```

```
ORG       0000H
```

```
LJMP     MAIN
```

```
ORG       0100H
```

```
MAIN:
```

```
MOV     SP, #5FH
```

```
MOV     P0M0, #00H
```

```
MOV     P0M1, #00H
```

```
MOV     P1M0, #00H
```

```
MOV     P1M1, #00H
```

```
MOV     P2M0, #00H
```

```
MOV     P2M1, #00H
```

```

MOV      P3M0, #00H
MOV      P3M1, #00H
MOV      P4M0, #00H
MOV      P4M1, #00H
MOV      P5M0, #00H
MOV      P5M1, #00H

MOV      T4L, #66H           ;65536-11.0592M/12/1000
MOV      T4H, #0FCH
MOV      T4T3M, #90H       ; Enable the clock output and start the timer

JMP      $

END

```

4 Timer for serial port Baud rate generator 13.5.30

c Language code

The test operating frequency is

```

// 11.0592MHz
#include "reg51.h"
#include "intrins.h"

#define FOSC 11059200UL
#define BRT (65536 - FOSC / 115200 / 4)

sfr T4T3M

sfr T4L = 0xd1;
sfr T4H = 0xd3;
sfr T3L = 0xd2;
sfr T3H = 0xd5;
sfr T2L = 0xd4;
sfr T2H = 0xd7;
sfr T1L = 0xd6;
sfr S4CON = 0x84;
sfr S4BUF = 0x85;
sfr IE2 = 0xaf;

sfr P0M1
sfr P0M0 = 0x93;
sfr P1M1 = 0x94;
sfr P1M0 = 0x91;
sfr P2M1 = 0x92;
sfr P2M0 = 0x95;
sfr P3M1 = 0xb1;
sfr P3M0 = 0xb2;
sfr P4M1 = 0xb3;
sfr P4M0 = 0xb4;
sfr P5M1 = 0xc9;
sfr P5M0 = 0xca;

bit busy;
char wptr;
char rptr;
char buffer[16];

```

```
void Uart4Isr() interrupt 18
{
    if (S4CON & 0x02)
    {
        S4CON &= ~0x02;
        busy = 0;
    }
    if (S4CON & 0x01)
    {
        S4CON &= ~0x01;
        buffer[wptr++] = S4BUF;
        wptr &= 0x0f;
    }
}

void Uart4Init()
{
    S4CON = 0x50;
    T4L = BRT;
    T4H = BRT >> 8;
    T4T3M = 0xa0;
    wptr = 0x00;
    rptr = 0x00;
    busy = 0;
}

void Uart4Send(char dat)
{
    while (busy);
    busy = 1;
    S4BUF = dat;
}

void Uart4SendStr(char *p)
{
    while (*p)
    {
        Uart4Send(*p++);
    }
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    Uart4Init();
    IE2 = 0x10;
    EA = 1;
}
```

```

Uart4SendStr("Uart Test \r\n");

while (1)
{
    if (rptr != wptr)
    {
        Uart4Send(buffer[rptr++]);
        rptr &= 0x0f;
    }
}

```

Assembly code

The test operating frequency is

11.0592MHz;

T4T3M	DATA	0D1H
T4L	DATA	0D3H
T4H	DATA	0D2H
T3L	DATA	0D5H
T3H	DATA	0D4H
T2L	DATA	0D7H
T2H	DATA	0D6H
S4CON	DATA	84H
S4BUF	DATA	85H
IE2	DATA	0AFH
BUSY	BIT	20H
WPTR	DATA	0 21H
RPTR	DATA	22H
BUFFER	DATA	23H ;16 bytes
P0M1	DATA	093H
P0M0	DATA	094H
P1M1	DATA	091H
P1M0	DATA	092H
P2M1	DATA	095H
P2M0	DATA	096H
P3M1	DATA	0B1H
P3M0	DATA	0B2H
P4M1	DATA	0B3H
P4M0	DATA	0B4H
P5M1	DATA	0C9H
P5M0	DATA	0CAH
	ORG	0000H
	LJMP	MAIN
	ORG	0093H
	LJMP	UART4_ISR
	ORG	0100H
UART4_ISR:		
	PUSH	ACC
	PUSH	PSW
	MOV	PSW,#08H
	MOV	A,S4CON
	JNB	ACC.1,CHKRI

```

        ANL          S4CON,#NOT 02H
        CLR          BUSY

CHKRI:

        JNB         ACC.0,UART4ISR_EXIT
        ANL         S4CON,#NOT 01H
        MOV         A,WPTR
        ANL         A,#0FH
        ADD         A,#BUFFER
        MOV         R0,A
        MOV         @R0,S4BUF
        INC         WPTR

UART4ISR_EXIT:

        POP         PSW
        POP         ACC
        RETI

UART4_INIT:

        MOV         S4CON,#50H
        MOV         T4L,#0E8H          ;65536-11059200/115200/4=0FFE8H
        MOV         T4H,#0FFH
        MOV         T4T3M,#0A0H
        CLR         BUSY
        MOV         WPTR,#00H
        MOV         RPTR,#00H
        RET

UART4_SEND:

        JB          BUSY,S
        SETB        BUSY
        MOV         S4BUF,A
        RET

UART4_SENDSTR:

        CLR         A
        MOVC        A,@A+DPTR
        JZ          SEND4END
        LCALL       UART4_SEND
        INC         DPTR
        JMP         UART4_SENDSTR

SEND4END:

        RET

MAIN:

        MOV         SP,#5FH
        MOV         P0M0,#00H
        MOV         P0M1,#00H
        MOV         P1M0,#00H
        MOV         P1M1,#00H
        MOV         P2M0,#00H
        MOV         P2M1,#00H
        MOV         P3M0,#00H
        MOV         P3M1,#00H
        MOV         P4M0,#00H
        MOV         P4M1,#00H
        MOV         P5M0,#00H
        MOV         P5M1,#00H

        LCALL       UART4_INIT
        MOV         IE2,#10H

```



```
        SETB          EA

        MOV           DPTR,#STRING
        LCALL        UART4_SENDSTR

LOOP:
        MOV           A,RPTR
        XRL          A,WPTR
        ANL          A,#0FH
        JZ           LOOP
        MOV           A,RPTR
        ANL          A,#0FH
        ADD          A,#BUFFER
        MOV           R0,A
        MOV           A,@R0
        LCALL        UART4_SEND
        INC          RPTR
        JMP          LOOP

STRING:  DB           'Uart Test ! ',0DH,0AH,00H

        END
```

14 Serial communication

STC12H The series of microcontrollers has asynchronous serial communication interface. Each serial port consists of a register, a serial control register and a baud rate generator. The data buffer of each serial port is composed of independent receiving and transmitting buffers, which can transmit and receive data at the same time.

STC12H The serial ports of the series of microcontrollers are two working methods, of which the baud rate of two methods is variable. For different applications to choose from. Serial port Serial port There are only two working methods, and the baud rate of both methods is variable. Users can use the software to set different baud rates and choose different working methods. The host can receive it by query or interrupt. It is sent for program processing, and it is very flexible to use.

Serial port, serial port communication ports can be switched to multiple sets of ports through the switching function of the function pin. Time-sharing multiplexing is multiple communication ports.

14.1 Serial port related registers

symbol	description	address	Bit address and symbol								Reset value
			B7	B6	B5	B4	B3	B2	B1	B0	
SCON	Serial port control register	98H	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI	0000,0000
SBUF	Serial port data register	99H									0000,0000
S2CON	Serial port control register 2	9AH	S2SM0	-	S2SM2	S2REN	S2TB8	S2RB8	S2TI	S2RI	0100,0000
S2BUF	Serial port data register 2	9BH									0000,0000
PCON	Power control register	87H	SMOD	SMOD0	LVDF	POF	GF1	GF0	PD	IDL	0011,0000
AUXR	Auxiliary register	8EH	T0x12	T1x12	UART_M0x6	T2R	T2_C/T	T2x12	EXTRAM	S1S2	0000,0001
SADDR	Serial slave address register	A9H									0000,0000
SADEN	Serial slave address masking register	B9H									0000,0000

14.2 serial port 1

14.2.1 Serial port control register (SCON)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
SCON	98H	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI

In the register SCON, when the bit is 1, when this bit is the frame error detection flag, detected during reception an invalid stop position is reached, pass. The receiver will be in this position, must be cleared to zero by software. when the bit is 0, when the bit and SM1 specify the serial port together, the communication working mode is shown in the following table:

SM0	SM1	Serial port working mode	Function description
0	0	0 pattern	Synchronous shift serial mode variable
0	1	1 pattern	baud rate, Bit data method
1	0	2 pattern	fixed baud rate, Bit data mode,
1	1	3 pattern	variable baud rate, Bit data method

SM2: Allowed mode 2 Or mode multi-machine communication control bit. When the bit is 1, if the received bit is 0, the receiver is in the address frame filtering state. At this time, you can use the received bit to filter the address frame, if it means that the frame is an address frame, the address information can be entered then in the interrupt service program. Then compare the address number; if it means that the frame is not an address frame, it should be thrown away and kept, if the bit is 0, the receiver is in the state where address frame filtering is prohibited, regardless of the received information can be entered at this time. Usually it is a parity bit. pattern 0 is a non-multi-machine communication method, in these two ways, should be set to.

REN: Prohibit serial port from receiving control bits
 0: Serial port is prohibited from receiving data
 1: Serial port is allowed to receive data

TB8: Usage mode: When the serial port is used for the first time, set or cleared by the software as needed. In the mold formula and mode Or mode 2
RB8: When the serial port is used, in this bit is not used. Is the received bit of data, generally used as a parity bit or address frame data

TI: Frame flag. In modes 1 and modes 2, this bit is not needed. When using mode 0 or mode 1, serial port send an interrupt request flag. In mode 0, when the serial port sends data, the first bit, the hardware will automatically request an interrupt to the host, after responding to the interrupt with software. In other modes, the hardware requests an interrupt when the stop bit starts to be sent, and the software must be cleared to zero after responding to the interrupt. Automatically Set to 0.
RI: The serial port receives the interrupt request flag. In mode 0, when the serial port receives the end of the first bit of data, the hardware will request an interrupt to the host, and after responding to the interrupt with software, the hardware will not request an interrupt. In other modes, the intermediate time when the stop bit is received, the hardware will not request an interrupt, and the software must be cleared to zero after responding to the interrupt.

14.2.2 Serial port data register (SBUF)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
SBUF	99H								

SBUF: Serial port 1 Data reception, Send buffer. SBUF Actually is 2 A buffer, a read buffer and a write buffer, the two operations are respectively

Corresponds to two different registers, 1 One is to write only the register (write buffer), SBUF

1 One is a read-only register (read buffer). For a

read operation, the serial port reception buffer is actually read, and for a write operation, the serial port is triggered to start sending data

14.2.3 Power management register (PCON)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
PCON	87H	SMOD	SMOD0	LVDF	POF	GF1	GF0	PD	IDL

SMOD: Serial port baud rate control bit

1 SMOD

The baud rate of each mode is not

1 doubled. The baud rate of mode, mode, and mode is doubled

SMOD0: Frame error detection control bit

0: No frame error detection function

1: Enable the frame error detection function. At this time for FE Function, that is, the frame error detection flag.

14.2.4 Auxiliary register (AUXR)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
AUXR	8EH	T0x12	T1x12	UART_M0x6	T2R	T2_C/T	T2x12	EXTRAM	SIST2

UART_M0x6: Communication speed control in serial mode

0: Serial port The baud rate is not doubled, fixed as the

1: Serial port mode The baud rate multiplier of the mode is fixed as $\frac{Fosc}{6}$

SIST2: Serial port 1 Baud rate generator selection bit

0: Select the timer as the baud rate generator 1


1: Select the timer as the baud rate generator 2

14.2.5 Serial port mode, mode 0 Baud rate calculation formula


When serial port is in mode 0, its baud rate is fixed as the frequency division of the system clock $f_{clk} / 12$. When the baud rate is fixed as the system frequency division of the clock frequency for serial communication, it is a synchronous shift pulse output pin, which transmits and receives bit data, and the low bit comes first.

Mode transmission process: when the host performs writing data to the transmission buffer, or determines whether it is divided by frequency or frequency division) the baud rate from low to high, After sending the interrupt flag TI set, The pin outputs a synchronous shift pulse signal. When the writing signal is valid, one clock, the transmission control terminal is valid (High level), allow SEND RxD Outputs a synchronous shift pulse. One frame (8 bit) When the data is sent, each control terminal is restored to its original state, only a Keep the level high and show an interrupt request state. Sending data again Before, you must use software to TI 0 Clear.

Mode receiving process: first, the interrupt request flag will Clear reset to allow receiving control pin. When the start-up mode is connected Collection process. After starting the receiving process, It is the output terminal of the synchronization pulse. The baud rate Is the serial data input terminal, UART_M0x6 SYSclk/2 (by Sure it is 12 reception is 2 divider or divider). When a frame of data is received (8 Bit) after, Control signal reset, interrupt flag TI It was placed in the state of interruption application. When receiving again, you must pass the software to



Send data (serial port 1 mode 0)



Receive data (serial port 1 mode 0)

Working in mode 0. When it must be used in machine communication, so that it does not affect the bit sum RB8 bit. Due to the fixed baud rate for mode 0, $\text{SYSclk}/2$, without the need for a timer to provide, the clock of the microcontroller is directly used as a synchronous shift register clock.

The baud rate calculation formula for serial port mode is shown in the following table (SYSclk is the operating frequency of the system):

UART_M0x6	Baud rate calculation formula
0	$\text{Baud rate} = \frac{\text{SYSclk}}{12}$
1	$\text{Baud rate} = \frac{\text{SYSclk}}{2}$



14.2.6 Serial port mode, mode 1 Baud rate calculation formula


When the software sets the format, a frame of information is transmitted. Carry out work. If this mode is used, the mode bit is used. Bit start bit, Bit data bit (low bit first) and Bit stop bit. The baud rate is variable, which can be based on the baud rate needs to be set. For the data transmission port, the serial port accepts full duplex.

Mode transmission process: When the serial communication mode is transmitted, the data is written into the shift register. The control unit starts sending. The shift register continuously transfers data to the right. When the highest displacement of the data reaches the output position of the shift register, it is followed by the first bit. A state condition, so that the control unit makes the last shift output, and then allows the signal to complete a frame of information, and set the interrupt request bit to request interrupt processing to the host.


The receiving process: when the software sets the receiving permission, the receiver is activated. When the falling edge transitions, the receiver is activated to prepare to receive. The port is sent from "1" to "0". Load the shift register. The received data is moved in from the right side of the received shift register. Move out to the left, when the starting position to the far left of the shift register, make the controller shift for the last time. Complete the reception of a frame. If the following two conditions are met at the same time :

- RI=0
 - SM2=0
- Or the received stop bit is 1.

The received data is valid and loaded into the shift register. The flag is set and an interrupt is requested from the host. If the above two conditions cannot be met at the same time, the received data is invalid and lost. Regardless of whether the conditions are met, the transition on the port again and continues to receive the next frame. The reception is valid, after the response is interrupted, the flag must be cleared by the software. Under normal circumstances, when serial communication is operating in mode 1, SM2 is set to "0".



Send data (serial port 1 mode 1)



Receive data (serial port 1 mode 1)

The baud rate of the serial port is variable, and its baud rate can be generated by a timer or timer. When the mode is used (2 Times the speed), the speed of the corresponding baud rate will also be doubled accordingly.

serial port pattern 1 The baud rate calculation formula is shown in the following table (F_{osc} is the operating frequency of the system)

Select timer	Timer speed degree	Baud rate calculation formula
Timer2	1T	$\text{Timer}_2 \text{ Overload value} = \frac{\text{SYSclk}}{\text{Baud rate} \times 4}$
	12T	$\text{Timer}_2 \text{ Overload value} = \frac{\text{SYSclk}}{12 \times 4 \times \text{Baud rate}}$
Timer mode 0	1T	$\text{Timer}_1 \text{ Overload value} = \frac{\text{SYSclk}}{\text{Baud rate} \times 4}$
	12T	$\text{Timer}_1 \text{ Overload value} = \frac{\text{SYSclk}}{12 \times 4 \times \text{Baud rate}}$
Timer mode 2	1T	$\text{Timer}_1 \text{ Overload value} = \frac{\text{SYSclk} \times 2^{\text{SMOD}}}{\text{Baud rate} \times 32}$
	12T	$\text{Timer}_1 \text{ Overload value} = \frac{\text{SYSclk} \times 2^{\text{SMOD}}}{\text{Baud rate} \times 32 \times 12}$

The following is the overload value of the timer corresponding to the common frequency and common baud rate

frequency (MHz)	Baud rate	Timer 2		Timer mode 0		Timer mode 2			
		1T pattern	12T pattern	1T pattern	12T pattern	SMOD=1		SMOD=0	
						pattern 1T	pattern 12T	pattern 12T 1T	pattern
11.0592	115200	FFE8H	FFFEH	FFE8H	FFFEH	FAH	-	FDH	-
	57600	FFD0H	FFFC	FFD0H	FFFC	F4H	FFH	FAH	-
	38400	FFB8H	FFFAH	FFB8H	FFFAH	EEH	-	F7H	-
	19200	FF70H	FFF4H	FF70H	FFF4H	DCH	FDH	EEH	-
	9600	FEE0H	FFE8H	FEE0H	FFE8H	B8H	FAH	DCH FDH	-
18.432	115200	FFD8H	-	FFD8H	-	F6H	-	FBH	-
	57600	FFB0H	-	FFB0H	-	ECH	-	F6H	-
	38400	FF88H	FFF6H	FF88H	FFF6H	E2H	-	F1H	-
	19200	FF10H	FFECH	FF10H	FFECH	C4H	FBH	E2H	-
	9600	FE20H	FFD8H	FE20H	FFD8H	88H	F6H	C4H FBH	-
22.1184	115200	FFD0H	FFFC	FFD0H	FFFC	F4H	FFH	FAH -	-
	57600	FFA0H	FFF8H	FFA0H	FFF8H	E8H	FEH	F4H FFH	-
	38400	FF70H	FFF4H	FF70H	FFF4H	DCH	FDH	EEH	-
	19200	FEE0H	FFE8H	FEE0H	FFE8H	B8H	EAH	DCH EDH	-
	9600	FDC0H	FFD0H	FDC0H	FFD0H	70H	F4H	B8H EAH	-

14.2.7 Serial port mode, mode 2 Baud rate calculation formula

when SM0=0, SM1=0, the two digits are when Serial port 1 Work in mode. Serial port 1 The working mode of asynchronous communication Mode, the information of one frame is determined by bit start bit, of bit data is 9, And bit stop bit. The programmable bit (low bit comes first) transmission is determined by programmable bit (bit data) Load the value PSW/ Odd even parity bit in PTB8 (TB8) It can be used as the address provided which can be set by software or Parity bit) 9 SCON. The first bit of data is loaded when receiving the sending port of the data. , Receive/send. RxD For the receiving port, in full duplex mode RB8* TxD

pattern 2 The baud rate is fixed to the system clock (The value of) Frequency division (depends on PCON

The baud rate calculation formula for serial port mode is shown (For the operating frequency of the system) :

SMOD	Baud rate calculation formula
0	$\text{Baud rate} = \frac{\text{SYSclk}}{64}$
1	$\text{Baud rate} = \frac{\text{SYSclk}}{32}$


Patterns and patterns contrast, except for the slightly different source of baud rate generation, the video is basically the same. In addition, the rest of the functional structure is basically the same, and its reception, The sending operation process and timing are basically

When the receiver receives a frame of information, the following conditions must be met at the same time: • RI=0


• Data bits or SM2=0 SM2=1 9 RB8=1 When the above two conditions are met at the same time, the data of the received shift register is loaded. and RB8 In, RI The flag is set , 1

And request interrupt processing from the host. If one of the above conditions is not met, the data in the shift register just received is discarded. If the above conditions are met, the data is received. RxD Enter the information. In the mode, the received stop bits have nothing to do with and. 2 SBUF RB8 RI

Through the software pair SM2 TB8 Settings and communication agreed agreement provides convenience for multi-machine comm



Send data (serial port 1 mode 2)



Receive data (serial port 1 mode 2)

14.2.8 Serial port mode, mode 3 Baud rate calculation formula

when SM0=0, SM1=0, The two digits are 00, Work in mode 3. In serial communication, the transmission of bit data is done by bit start bit, bit data (bit data), and bit stop bit. The programmable bit (bit data) is provided, and the programmable bit (bit data) is provided. Load the value PSW/TB8. It can be used as the address of the shift register. Parity bit) 9 SCON. The first bit of data is loaded when sending the sending port of the data. Receive/send. RxD For the receiving port, in full duplex mode RB8* TxD


pattern 3 And mode 1 Compared to, except when supplied to the shift register. Except for the different data bits, the rest of the functional The same, the process and timing of its receiving and sending operations are basically the same.

When the receiver receives a frame of information, the following conditions must be met at the same time: • RI=0

• Data bits or SM2=0 SM2=1 9 RB8=1. When the above two conditions are met at the same time, the data of the received shift register is loaded. and RB8 In, RI The flag is set , 1

And request interrupt processing from the host. If one of the above conditions is not met, the data in the shift register just received is discarded. Regardless of the absolute conditions of the input, the receiver starts the detection. RxD Enter the information. In the mode, the received stop bits have nothing to do with and. 3 SBUF RB8 RI

Through the software pair SM2=0 TB8=0 The setting and the agreement of the communication protocol provide convenience for multi-



The baud rate calculation formula of the serial port mode is exactly the same as the mode. Please refer to the formula for calculating the

14.2.9 Automatic address recognition

14.2.10 Serial slave address control register (SADDR , SADEN)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
SADDR	A9H								
SADEN	B9H								

SADDR :Slave address register

SADEN :Slave address mask bit register

The automatic address recognition function is typically used in the field of multi-machine communication. Its main principle is that the slave address information in the data stream from the host serial port. The slave address of the machine set by the register, the hardware automatically filters the slave address information from the host. When the slave address information from the host matches the slave address set by the machine, the hardware automatically generates a serial port interrupt; otherwise, the hardware automatically discards the serial port data without interruption. When many slaves in idle mode are listening, only the slaves whose slave addresses match will wake up from idle mode, which can greatly reduce the power consumption, even if the slave is in normal operation. The state can also avoid constantly entering the serial port to interrupt and reduce the system execution efficiency.

To use the automatic address recognition function of the MCU, the serial communication mode is set to mode 2 (SM2, SC0). The baud rate of the mode is fixed and it is not easy to adjust, and turn on the bit. For serial port mode or mode 3, bit data (stored in the Medium) is the address information. When the bit data is 1, it means the previous bit data (stored in the Medium) is the address information. when the first bit is set to 1, slave MCU will automatically filter out non-address data (data with the first digit 1). The address data in (the first digit 1) Data) automatically and SADDR and SADEN. The set local address is compared, and if the address matches, it will be 1, and an interrupt is generated, otherwise the serial port data received this time will not be processed.

The setting of the slave address is through two registers: SADDR and SADEN. For the slave address register, inside to store the slave address of the machine through the address masking bit register, which is used to set the ignore bit in the address information.

As follows :

For example

```
SADDR = 11001010
SADEN = 10000001
```

The matching address is xxx1010

That is, as long as the address data bit0 for 0 and bit7 for 1 It can match the local address sent by the host , for example

```
SADDR = 11001010
SADEN = 00001111
address is xxxx1010
```

That is, as long as the low in the address data 4 The bit is 1010 It can match the address of the machine, but the high value is ignored, you can address data sent by the host is any value.

The host can use the broadcast address to select all slaves at the same time to communicate.

14.3 serial port 2

14.3.1 Serial port control register (S2CON)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
S2CON	9AH	S2SM0	-	S2SM2	S2REN	S2TB8	S2RB8	S2TI	S2RI

S2SM0 : Specify the serial port 2. The communication working mode is shown in the following table :

S2SM0	serial port 2 Working mode	Function description
0	0 pattern	Variable baud rate, Bit data mode, variable
1	1 pattern	baud rate, Bit data method

S2SM2 : Allows the serial port to allow multi-machine communication control bits in mode. In mode, if 1 Bit for bit and 1 S2REN
 ; The receiver is in the address frame filtering state. At this time, you can use the received first 0 Bit (ie S2BUF0). To filter the address frame :
 If, it means that the frame is an address frame, the address information can be entered S2BUF0. For, and then interrupt the service
 make the address number comparison in the program again; if frame is not an address frame, it should be thrown away and the receiver
 In, if S2SM2 0 The position is and S2REN should be kept in the state where address frame filtering is possible. The bit is,
 For or, the received information can be entered 0 1 S2RI=1 at this time S2BUF7. And make S2RB8 Usually it is a parity bit. pattern
 it a non-multi-machine communication method. In this way, it is necessary to set Should be. S2SM2

S2REN : Allow, Prohibit serial port reception control bit

0 : Prohibit serial port from receiving data

1 : Allow serial port to receive data

S2TB8 : When the serial port is in use mode 1, S2TB8 For the first to be sent 29 Bit data, generally used as a parity bit or address frame, Data frame mark
 The log position can be set or cleared by the software as needed. In mode, 0,

This bit is not needed. S2RB8 : When the serial port 1, S2RB8 is the received bit of data, generally used as a parity bit or address frame, Data frame mark
 Ambition. In mode, 0, This
 bit is not needed. Send an interrupt request flag. When the stop bit starts to be sent, the hardware will automatically send an interrupt request,
 After responding to the interrupt, the software must be cleared to zero.

S2RI: Serial port S2TI Set, to CPU hair

Receive interrupt request flag. The intermediate time when the stop bit is received serially is automatically sent by the hardware
 Interrupt request, after responding to the interrupt, the software must be cleared to zero.

14.3.2 Serial port data register (S2BUF)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
S2BUF	9BH								

S2BUF: Serial port Data reception, Send buffer. S2BUF 1 Actually is 2 A buffer, a read buffer and a write buffer, two operations are divided into


Do not correspond to two different registers, write only the register (write buffer), correct

S2BUF 1 One is a read-only register (read buffer) to perform a read


data. operation, which is actually to read the serial port to receive the buffer, and the other is to trigger the serial port to start sending

14.3.3 Serial port mode, mode 0 Baud rate calculation formula 0

for 8 Bit data bit variable baud rate Working mode. A frame of information in this mode is 10 bit. The starting bit of the bit is 0. Mode serial port 2 Bit stop bit. The baud rate is variable, and the baud rate can be set as needed. the data transmission port ,
 8 Bit data bit (low bit first) and For the data receiving port, the serial port accepts full duplex, send.



Send data (serial port 2 mode 0)



Receive data (serial port 2 mode 0)

The baud rate of the serial port is variable, and its baud rate is generated by the timer. When the timer is used, the speed of the baud rate will also be doubled accordingly. 12

The formula for calculating the baud rate of serial port mode is shown in the following table (of the system)

Select the timer speed baud rate calculation formula		
Timer2	1T	$\text{Timer}_2 \text{ Overload value} = \frac{\text{SYSclk}}{\text{Baud rate} \times 4}$
	12T	$\text{Timer}_2 \text{ Overload value} = \frac{\text{SYSclk}}{\text{Baud rate} \times 12 \times 4}$


14.3.4 Serial port mode, mode 1 Baud rate calculation formula 1

for 9 Bit data bit variable baud rate Working mode. A frame of information in this mode is 10 bits. The starting bit of the bit is 0. The data transmission port, the serial port accepts full duplex, send.


Mode serial port 2 Bit stop bit. The baud rate is variable, and the baud rate can be set as needed.

Bit data bit (low bit first)

RxD2




Send data (serial port 2 mode 1)



Receive data (serial port 2 mode 1)


The baud rate calculation formula of the serial port mode is exactly the same as the mode. Please refer to the formula for calculating the




14.4 Serial port precautions

Regarding the serial port interrupt request, there are three types: serial port, serial port, serial port. All are similar, the following serial port issues that need attention: Take an example to illustrate)


8 When the bit data mode is in place, the transmission is completed interrupt request, as shown in the figure below :




8 In bit data mode, it is generated after receiving half of the stop bits interrupt request, as shown in the figure below :



9 When the bit data mode is in place, the transmission is completed interrupt request :



9 In bit data mode, it is generated after half of the stop bits interrupt request, as shown in the figure below :



14.5 Sample program

1 Serial port uses timer2, Make a baud rate generator

c Language code

The test operating frequency is

11.0592MHz

```
#include "reg51.h"
#include "intrins.h"

#define FOSC 11059200UL
#define BRT (65536 - FOSC / 115200 / 4)

sfr AUXR
sfr T2H = 0x8e;
sfr T2L = 0xd6;
sfr P0M1 = 0xd7;
sfr P0M0 = 0x93;
sfr P1M1 = 0x94;
sfr P1M0 = 0x91;
sfr P2M1 = 0x92;
sfr P2M0 = 0x95;
sfr P3M1 = 0x96;
sfr P3M0 = 0xb1;
sfr P4M1 = 0xb2;
sfr P4M0 = 0xb3;
sfr P5M1 = 0xb4;
sfr P5M0 = 0xc9;
sfr P5M1 = 0xca;

bit busy;
char wptr;
char rptr;
char buffer[16];

void UartIsr() interrupt 4
{
```

```
    if (TI)
    {
        TI = 0;
        busy = 0;
    }
    if (RI)
    {
        RI = 0;
        buffer[wptr++] = SBUF;
        wptr &= 0x0f;
    }
}

void UartInit()
{
    SCON = 0x50;
    T2L = BRT;
    T2H = BRT >> 8;
    AUXR = 0x15;
```

```

    wptr = 0x00;
    rptr = 0x00;
    busy = 0;
}

void UartSend(char dat)
{
    while (busy);
    busy = 1;
    SBUF = dat;
}

void UartSendStr(char *p)
{
    while (*p)
    {
        UartSend(*p++);
    }
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;

    UartInit();
    ES = 1;
    EA = 1;
    UartSendStr("Uart Test \r\n");

    while (1)
    {
        if (rptr != wptr)
        {
            UartSend(buffer[rptr++]);
            rptr &= 0x0f;
        }
    }
}

```

Assembly code

The test operating frequency is

11.0592MHz

AUXR	DATA	8EH
T2H	DATA	0D6H
T2L	DATA	0D7H
BUSY	BIT	20H.0

WPTR DATA 21H
 RPTR DATA 22H
 BUFFER DATA 23H ;16 bytes

P0M1 DATA 093H
 P0M0 DATA 094H
 P1M1 DATA 091H
 P1M0 DATA 092H
 P2M1 DATA 095H
 P2M0 DATA 096H
 P3M1 DATA 0B1H
 P3M0 DATA 0B2H
 P4M1 DATA 0B3H
 P4M0 DATA 0B4H
 P5M1 DATA 0C9H
 P5M0 DATA 0CAH

ORG 0000H
 LJMP MAIN
 ORG 0023H
 LJMP UART_ISR

ORG 0100H

UART_ISR:

PUSH ACC
 PUSH PSW
 MOV PSW,#08H

JNB TI,CHKRI
 CLR TI
 CLR BUSY

CHKRI:

JNB RI,UARTISR_EXIT
 CLR RI
 MOV A,WPTR
 ANL A,#0FH
 ADD A,#BUFFER
 MOV R0,A
 MOV @R0,SBUF
 INC WPTR

UARTISR_EXIT:

POP PSW
 POP ACC
 RETI

UART_INIT:

MOV SCON,#50H
 MOV T2L,#0E8H ;65536-11059200/115200/4=0FFE8H
 MOV T2H,#0FFH
 MOV AUXR,#15H
 CLR BUSY
 MOV WPTR,#00H
 MOV RPTR,#00H
 RET

UART_SEND:

JB BUSY,S
 SETB BUSY

```

        MOV        SBUF,A
        RET

UART_SENDSTR:

        CLR        A
        MOV        A,@A+DPTR
        JZ         SENDEND
        LCALL     UART_SEND
        INC        DPTR
        JMP        UART_SENDSTR

SENDEND:

        RET

MAIN:

        MOV        SP,#5FH
        MOV        P0M0,#00H
        MOV        P0M1,#00H
        MOV        P1M0,#00H
        MOV        P1M1,#00H
        MOV        P2M0,#00H
        MOV        P2M1,#00H
        MOV        P3M0,#00H
        MOV        P3M1,#00H
        MOV        P4M0,#00H
        MOV        P4M1,#00H
        MOV        P5M0,#00H
        MOV        P5M1,#00H

        LCALL     UART_INIT
        SETB      ES
        SETB      EA

        MOV        DPTR,#STRING
        LCALL     UART_SENDSTR

LOOP:

        MOV        A,RPTR
        XRL        A,WPTR
        ANL        A,#0FH
        JZ         LOOP
        MOV        A,RPTR
        ANL        A,#0FH
        ADD        A,#BUFFER
        MOV        R0,A
        MOV        A,@R0
        LCALL     UART_SEND
        INC        RPTR
        JMP        LOOP

STRING:    DB      'Uart Test ! ',0DH,0AH,00H

        END

```

14.5.2 The serial port uses a timer (mode) as a baud rate generator 10

C Language code

// The test operating frequency is
11.0592MHz;

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```
#define FOSC 11059200UL
#define BRT (65536 - FOSC / 115200 / 4)
```

```
sfr AUXR
```

```
sfr P0M1 = 0x8e;
```

```
sfr P0M0
```

```
sfr P1M1 = 0x93;
```

```
sfr P1M0 = 0x94;
```

```
sfr P2M1 = 0x91;
```

```
sfr P2M0 = 0x92;
```

```
sfr P3M1 = 0x95;
```

```
sfr P3M0 = 0x96;
```

```
sfr P4M1 = 0xb1;
```

```
sfr P4M0 = 0xb2;
```

```
sfr P5M1 = 0xb3;
```

```
sfr P5M0 = 0xb4;
```

```
sfr P5M1 = 0xc9;
```

```
sfr P5M0 = 0xca;
```

```
bit busy;
```

```
char wptr;
```

```
char rptr;
```

```
char buffer[16];
```

```
void UartIsr() interrupt 4
```

```
{
```

```
    if (TI)
```

```
    {
```

```
        TI = 0;
```

```
        busy = 0;
```

```
    }
```

```
    if (RI)
```

```
    {
```

```
        RI = 0;
```

```
        buffer[wptr++] = SBUF;
```

```
        wptr &= 0x0f;
```

```
    }
```

```
}
```

```
void UartInit()
```

```
{
```

```
    SCON = 0x50;
```

```
    TMOD = 0x00;
```

```
    TL1 = BRT;
```

```
    TH1 = BRT >> 8;
```

```
    TR1 = 1;
```

```
    AUXR = 0x40;
```

```
    wptr = 0x00;
```

```
    rptr = 0x00;
```

```
    busy = 0;
```

```
}
```

```
void UartSend(char dat)
```

```
{
```

```

    while (busy);

    busy = 1;
    SBUF = dat;
}

void UartSendStr(char *p)
{
    while (*p)
    {
        UartSend(*p++);
    }
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;

    UartInit();
    ES = 1;
    EA = 1;
    UartSendStr("Uart Test \r\n");

    while (1)
    {
        if (rptr != wptr)
        {
            UartSend(buffer[rptr++]);
            rptr &= 0x0f;
        }
    }
}

```

Assembly code

The test operating frequency is

11.0592MHz:

AUXR	DATA	8EH	
BUSY	BIT	20H	
WPTR	DATA	0 21H	
RPTR	DATA	22H	
BUFFER	DATA	23H	;16 bytes
P0M1	DATA	093H	
P0M0	DATA	094H	
P1M1	DATA	091H	
P1M0	DATA	092H	
P2M1	DATA	095H	


```

P2M0      DATA      096H
P3M1      DATA      0B1H
P3M0      DATA      0B2H
P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H
P5M0      DATA      0CAH

          ORG          0000H
          LJMP        MAIN
          ORG          0023H
          LJMP        UART_ISR

          ORG          0100H

UART_ISR:

          PUSH        ACC
          PUSH        PSW
          MOV         PSW,#08H

          JNB        TI,CHKRI
          CLR        TI
          CLR        BUSY

CHKRI:

          JNB        RI,UARTISR_EXIT
          CLR        RI
          MOV        A,WPTR
          ANL        A,#0FH
          ADD        A,#BUFFER
          MOV        R0,A
          MOV        @R0,SBUF
          INC        WPTR

UARTISR_EXIT:

          POP         PSW
          POP         ACC
          RETI

UART_INT:

          MOV        SCON,#50H
          MOV        TMOD,#00H
          MOV        TL1,#0E8H
          MOV        TH1,#0FFH
          SETB       TRI
          MOV        AUXR,#40H
          CLR        BUSY
          MOV        WPTR,#00H
          MOV        RPTR,#00H
          RET

UART_SEND:

          JB         BUSY,$
          SETB       BUSY
          MOV        SBUF,A
          RET

UART_SENDSTR:

          CLR        A
          MOVC       A,@A+DPTR
          JZ         SENDEND

```

;65536-11059200/115200/4=0FFE8H

```

        LCALL    UART_SEND
        INC      DPTR
        JMP      UART_SENDSTR

SENDEND:

        RET

MAIN:

        MOV     SP, #5FH
        MOV     P0M0, #00H
        MOV     P0M1, #00H
        MOV     P1M0, #00H
        MOV     P1M1, #00H
        MOV     P2M0, #00H
        MOV     P2M1, #00H
        MOV     P3M0, #00H
        MOV     P3M1, #00H
        MOV     P4M0, #00H
        MOV     P4M1, #00H
        MOV     P5M0, #00H
        MOV     P5M1, #00H

        LCALL   UART_INIT
        SETB    ES
        SETB    EA

        MOV     DPTR, #STRING
        LCALL   UART_SENDSTR

LOOP:

        MOV     A, RPTR
        XRL    A, WPTR
        ANL    A, #0FH
        JZ     LOOP
        MOV     A, RPTR
        ANL    A, #0FH
        ADD    A, #BUFFER
        MOV     R0, A
        MOV     A, @R0
        LCALL   UART_SEND
        INC     RPTR
        JMP     LOOP

STRING:    DB      'Uart Test ! ', 0DH, 0AH, 00H

        END

```

14.5.3 The serial port uses a timer (mode) as a baud rate generator 1 2

c Language code

```

// The test operating frequency is
// 11.0592MHz

```

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```
#define FOSC 11059200UL
```

```
#define      BRT          (256 - FOSC / 115200 / 32)

sfr      AUXR          =    0x8e;

sfr      P0M1          =    0x93;
sfr      P0M0          =    0x94;
sfr      P1M1          =    0x91;
sfr      P1M0          =    0x92;
sfr      P2M1          =    0x95;
sfr      P2M0          =    0x96;
sfr      P3M1          =    0xb1;
sfr      P3M0          =    0xb2;
sfr      P4M1          =    0xb3;
sfr      P4M0          =    0xb4;
sfr      P5M1          =    0xc9;
sfr      P5M0          =    0xca;
```

```
bit      busy;
char     wptr;
char     rptr;
char     buffer[16];
```

```
void UartIsr() interrupt 4
```

```
{
    if (TI)
    {
        TI = 0;
        busy = 0;
    }
    if (RI)
    {
        RI = 0;
        buffer[wptr++] = SBUF;
        wptr &= 0x0f;
    }
}
```

```
void UartInit()
```

```
{
    SCON = 0x50;
    TMOD = 0x20;
    TL1 = BRT;
    TH1 = BRT;
    TR1 = 1;
    AUXR = 0x40;
    wptr = 0x00;
    rptr = 0x00;
    busy = 0;
}
```

```
void UartSend(char dat)
```

```
{
    while (busy);
    busy = 1;
    SBUF = dat;
}
```

```
void UartSendStr(char *p)
```

```
{
```

```

while (*p)
{
    UartSend(*p++);
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;

    UartInit();
    ES = 1;
    EA = 1;
    UartSendStr("Uart Test \r\n");
    while (1)
    {
        if (rptr != wptr)
        {
            UartSend(buffer[rptr++]);
            rptr &= 0x0f;
        }
    }
}

```

Assembly code

The test operating frequency is

11.0592MHz

AUXR	DATA	8EH	
BUSY	BIT	20H	
WPTR	DATA	0 21H	
RPTR	DATA	22H	
BUFFER	DATA	23H	;16 bytes
P0M1	DATA	093H	
P0M0	DATA	094H	
P1M1	DATA	091H	
P1M0	DATA	092H	
P2M1	DATA	095H	
P2M0	DATA	096H	
P3M1	DATA	0B1H	
P3M0	DATA	0B2H	
P4M1	DATA	0B3H	
P4M0	DATA	0B4H	
P5M1	DATA	0C9H	
P5M0	DATA	0CAH	

```

    ORG          0000H
    LJMP        MAIN
    ORG          0023H
    LJMP        UART_ISR

    ORG          0100H

UART_ISR:
    PUSH       ACC
    PUSH       PSW
    MOV        PSW,#08H

    JNB        TI,CHKRI
    CLR        TI
    CLR        BUSY

CHKRI:
    JNB        RI,UARTISR_EXIT
    CLR        RI
    MOV        A,WPTR
    ANL        A,#0FH
    ADD        A,#BUFFER
    MOV        R0,A
    MOV        @R0,SBUF
    INC        WPTR

UARTISR_EXIT:
    POP        PSW
    POP        ACC
    RETI

UART_INIT:
    MOV        SCON,#50H
    MOV        TMOD,#20H
    MOV        TLI,#0FDH
    MOV        THI,#0FDH
    SETB       TRI
    MOV        AUXR,#40H
    CLR        BUSY
    MOV        WPTR,#00H
    MOV        RPTR,#00H
    RET

UART_SEND:
    JB         BUSY,$
    SETB       BUSY
    MOV        SBUF,A
    RET

UART_SENDSTR:
    CLR        A
    MOVC       A,@A+DPTR
    JZ         SENDEND
    LCALL     UART_SEND
    INC        DPTR
    JMP        UART_SENDSTR

SENDEND:
    RET

MAIN:

```

```

MOV     SP, #5FH
MOV     P0M0, #00H
MOV     P0M1, #00H
MOV     P1M0, #00H
MOV     P1M1, #00H
MOV     P2M0, #00H
MOV     P2M1, #00H
MOV     P3M0, #00H
MOV     P3M1, #00H
MOV     P4M0, #00H
MOV     P4M1, #00H
MOV     P5M0, #00H
MOV     P5M1, #00H

LCALL   UART_INIT
SETB    ES
SETB    EA

MOV     DPTR, #STRING
LCALL   UART_SENDSTR

LOOP:
MOV     A, RPTR
XRL    A, WPTR
ANL    A, #0FH
JZ     LOOP
MOV     A, RPTR
ANL    A, #0FH
ADD    A, #BUFFER
MOV     R0, A
MOV     A, @R0
LCALL   UART_SEND
INC    RPTR
JMP    LOOP

STRING:  DB      'Uart Test!', 0DH, 0AH, 00H

END

```

2 Serial port uses timer2, Make a baud rate generator

14.5.4

c Language code

The test operating frequency is

```

#include "reg51.h"
#include "intrins.h"

#define FOSC 11059200UL
#define BRT (65536 - FOSC / 115200 / 4)

sfr AUXR

sfr T2H = 0x8e;
sfr T2L = 0xd6;
sfr S2CON = 0x9a;
sfr S2BUF = 0x9b;

```

```

sfr      IE2          =      0xaf;

sfr      P0M1        =      0x93;
sfr      P0M0        =      0x94;
sfr      P1M1        =      0x91;
sfr      P1M0        =      0x92;
sfr      P2M1        =      0x95;
sfr      P2M0        =      0x96;
sfr      P3M1        =      0xb1;
sfr      P3M0        =      0xb2;
sfr      P4M1        =      0xb3;
sfr      P4M0        =      0xb4;
sfr      P5M1        =      0xc9;
sfr      P5M0        =      0xca;

```

```

bit      busy;
char     wptr;
char     rptr;
char     buffer[16];

```

```
void Uart2Isr() interrupt 8
```

```

{
    if (S2CON & 0x02)
    {
        S2CON &= ~0x02;
        busy = 0;
    }
    if (S2CON & 0x01)
    {

```

```
S2CON &= ~0x01;
```

```
buffer[wptr++] = S2BUF;
```

```
wptr &= 0x0f;
```

```
    }
```

```
}
```

```
void Uart2Init()
```

```
{
```

```
S2CON = 0x10;
```

```
T2L = BRT;
```

```
T2H = BRT >> 8;
```

```
AUXR = 0x14;
```

```
wptr = 0x00;
```

```
rptr = 0x00;
```

```
busy = 0;
```

```
}
```

```
void Uart2Send(char dat)
```

```
{
```

```
while (busy);
```

```
busy = 1;
```

```
S2BUF = dat;
```

```
}
```

```
void Uart2SendStr(char *p)
```

```
{
```

```
while (*p)
```

```
{
    Uart2Send(*p++);
}
```



```

}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;

    Uart2Init();

    IE2 = 0x01;
    EA = 1;

    Uart2SendStr("Uart Test \r\n");

    while (1)
    {
        if (rptr != wptr)
        {
            Uart2Send(buffer[rptr++]);
            rptr &= 0x0f;
        }
    }
}
}

```

Assembly code

The test operating frequency is

11.0592MHz.

AUXR	DATA	8EH	
T2H	DATA	0D6H	
T2L	DATA	0D7H	
S2CON	DATA	9AH	
S2BUF	DATA	9BH	
IE2	DATA	0AFH	
BUSY	BIT	20H.	
WPTR	DATA	0 21H	
RPTR	DATA	22H	
BUFFER	DATA	23H	;16 bytes
P0M1	DATA	093H	
P0M0	DATA	094H	
P1M1	DATA	091H	
P1M0	DATA	092H	
P2M1	DATA	095H	
P2M0	DATA	096H	
P3M1	DATA	0B1H	
P3M0	DATA	0B2H	
P4M1	DATA	0B3H	
P4M0	DATA	0B4H	
P5M1	DATA	0C9H	

```

PSM0          DATA          0CAH

              ORG            0000H
              LJMP          MAIN
              ORG            0043H
              LJMP          UART2_ISR

              ORG            0100H

```

UART2_ISR:

```

PUSH          ACC
PUSH          PSW
MOV           PSW,#08H

MOV           A,S2CON
JNB          ACC.1,CHKRI
ANL          S2CON,#NOT 02H
CLR          BUSY

```

CHKRI:

```

JNB          ACC.0,UART2ISR_EXIT
ANL          S2CON,#NOT 01H
MOV          A,WPTR
ANL          A,#0FH
ADD          A,#BUFFER
MOV          R0,A
MOV          @R0,S2BUF
INC          WPTR

```

UART2ISR_EXIT:

```

POP          PSW
POP          ACC
RETI

```

UART2_INIT:

```

MOV          S2CON,#10H
MOV          T2L,#0E8H          ;65536-11059200/115200/4=0FFE8H
MOV          T2H,#0FFH
MOV          AUXR,#14H
CLR          BUSY
MOV          WPTR,#00H
MOV          RPTR,#00H
RET

```

UART2_SEND:

```

JB          BUSY,$
SETB        BUSY
MOV         S2BUF,A
RET

```

UART2_SENDSTR:

```

CLR          A
MOVC        A,@A+DPTR
JZ          SEND2END
LCALL       UART2_SEND
INC         DPTR
JMP         UART2_SENDSTR

```

SEND2END:

```

RET

```

MAIN:

```
MOV SP, #5FH
MOV P0M0, #00H
MOV P0M1, #00H
MOV P1M0, #00H
MOV P1M1, #00H
MOV P2M0, #00H
MOV P2M1, #00H
MOV P3M0, #00H
MOV P3M1, #00H
MOV P4M0, #00H
MOV P4M1, #00H
MOV P5M0, #00H
MOV P5M1, #00H

LCALL UART2_INIT
MOV IE2, #01H
SETB EA

MOV DPTR, #STRING
LCALL UART2_SENDSTR

LOOP:
MOV A, RPTR
XRL A, WPTR
ANL A, #0FH
JZ LOOP
MOV A, RPTR
ANL A, #0FH
ADD A, #BUFFER
MOV R0, A
MOV A, @R0
LCALL UART2_SEND
INC RPTR
JMP LOOP

STRING: DB 'Uart Test ! ', 0DH, 0AH, 00H


END
```

15 Comparator, power-down detection, internal reference signal source

A comparator is integrated inside the series of microcontrollers. The positive electrode of the comparator can be Channel, while the negative electrode can be BandGap After passing by After REFV Voltage (internal fixed comparison voltage) Multiplexer and time-sharing multiplexing can realize the application of multiple comparators.

There are two stages of filtering that can be programmable inside the comparator: analog filtering and digital filtering. Analog filtering can filter the comparison input signal, and digital filtering can wait for the input signal to be more stable before comparing. The comparison result can be read by reading the internal register bits, or the comparator result can be output forward or reverse to an external port. The output of the comparison can be used as a trigger signal and feedback signal for external events, which can expand the scope of application of the comparison.

15.1 Internal structure diagram of comparator



15.2 Comparator-related registers

symbol	description	address	Bit address and symbol							Reset value	
			B7	B6	B5	B4	B3	B2	B1		B0
CMPCR1	Comparator control register	E6H	CMPEN	CMPIF	PIE	NIE	PIS	NIS	CMPOE	CMPRES	000,0000
CMPCR2	Comparator control register 2	E7H	INVCMP0	DISFLT	LCDTY[5:0]					0000,0000	

15.2.1 Comparator control register (1 CMPCR1)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
CMPCR1	E6H	CMPEN	CMPIF	PIE	NIE	PIS	NIS	CMPOE	CMPRES

CMPEN : Enable bit of comparator module

0 : Turn off the comparison function

1 : Enable the comparison function

CMPIF : Comparator interrupt flag. **0** : After being enabled, if a corresponding interrupt signal is generated, the hardware will automatically set this flag. **1** : After being enabled, if a corresponding interrupt signal is generated, the hardware will automatically set this flag.

Parallel to CPU : Make an interrupt request. This flag must be cleared by the user software.

(Note: When the comparator interrupt is not enabled, the hardware will not set this interrupt flag, that is, when the comparator is accessed by query, this interrupt flag cannot be queried)

PIE : The rising edge of the comparator interrupts the enable bit.

0 : Prohibit the rising edge of the comparator from interrupting.

1 : Enable the rising edge interrupt of the comparator. The comparison result of the comparator is generated when it becomes.

NIE : The falling edge of the comparator interrupts the enable bit.

0 : Disable the falling edge interrupt of the comparator.

1 : Enable the falling edge interrupt of the comparator. The comparison result of the comparator is generated when it becomes.

PIS : The positive electrode of the comparator selects the bit

0 : Select an external port. Is the positive input source of the comparator.

1 : Pass **ADC_CONTR** in. The analog input terminal of the comparator is used as the positive input

(Note: When the positive electrode of the comparator is selected, please be sure to open the register in **ADC_CONTR to select the input channel)**

Source control bit and **Channel selection bit**

(Note: When you need to use the comparator to interrupt the wake-up and power-down mode, when the clock stops vibration mode, the input channel) use **ADC**

NIS : The negative electrode of the comparator is selected

BandGap 0 : Select internal. After the voltage passes through **REFV**, as the negative input source of the comparator. **(When the chip is out of the factory, the test signal source is adjusted to **1.19V_{OP}**)**

1 : Select an external port **P0.0**. Is the negative input source of the comparator.

CMPOE : Comparator result output control bit

0 : Disable the output of comparator results

1 : Enable the output of the comparator result. The comparator result is output to **P0.3**

CMPRES : The comparison result of the comparator. This bit is read-only.

The level is lower than the level of **CMP+** and **CMP- 0**

Indicates 1 : Indicates. The level of **CMP-**

CMPRES : The level is higher than **CMP+**. It is the output signal after digital filtering, not the direct output of the comparator.

15.2.2 Comparator control register (2 CMPCR2)

symbol	address	B7	B6	B5	B4		B2 B3	B1	B0
CMPCR2	E7H	INVCMP0	DISFLT	LCDTY[5:0]					

INVCMP0 : Output control of comparator result

0 : The comparator result is output forward. If For, then outputLow level, and vice versa, the output is high level.

1 : The comparator result is output in reverse. if For, then The output is high, and vice versa, the output is low.

DISFLT : Analog filter function control

0 : Enable 0.1us Analog filtering function

1 : Closed The analog filtering function can slightly increase the comparison speed of the comparator.

LCDTY[5:0] : Digital filtering function control

The digital filtering function is the digital signal de-jitter function. When the comparison result changes on the rising or falling edge, the


If the transformed signal must be maintained CPU If the number of clocks does not change, the data change is considered valid, , it will be regarded as no change in the signal.

Note: When the digital filtering function is enabled, the actual waiting clock inside the chip needs to increase the switching time of two

When the digital filtering function is turned off, Set to non-0 Value (n=1~63) When the actual

Set to LCDTY

0 The digital filtering time is (n+2) A system clock



15.3 Sample program

15.3.1 Use of comparator (interrupt mode)

C Language code

```
// The test operating frequency is
// 11.0592MHz;
```

```
#include "reg51.h"
#include "intrins.h"

sfr
    CMPCR1      = 0xe6;
    CMPCR2      = 0xe7;
    P1M1        = 0x91;
    P1M0        = 0x92;
    P0M1        = 0x93;
    P0M0        = 0x94;
    P2M1        = 0x95;
    P2M0        = 0x96;
    P3M1        = 0xb1;
    P3M0        = 0xb2;
    P4M1        = 0xb3;
    P4M0        = 0xb4;
    P5M1        = 0xc9;
    P5M0        = 0xca;

sbit P10;
sbit P11      = P1^0;
              = P1^1;

void CMP_Isr() interrupt 21
{
    CMPCR1 &= ~0x40; // Clear interrupt sign
    if (CMPCR1 & 0x01)
    {
        P10 = ! P10; // Falling edge interrupt test port
    }
    else
    {
        P11 = ! P11; // Rising edge interrupt test port
    }
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
}
```

```

CMPCR2 = 0x00;
CMPCR2 &= ~0x80;
// CMPCR2 |= 0x80;
CMPCR2 &= ~0x40;
// CMPCR2 |= 0x40;
// CMPCR2 &= ~0x3f;
CMPCR2 |= 0x10;
CMPCR1 = 0x00;
CMPCR1 |= 0x30;
CMPCR1 &= ~0x20;
// CMPCR1 |= 0x20;
// CMPCR1 &= ~0x10;
// CMPCR1 |= 0x10;
CMPCR1 &= ~0x08;
CMPCR1 |= 0x08;
// CMPCR1 &= ~0x04;
// CMPCR1 |= 0x04;
CMPCR1 &= ~0x02;
// CMPCR1 |= 0x02;
CMPCR1 |= 0x80;

EA = 1;

while (1);
}

```

// Comparator forward output
// Comparator reverse output
// Enable filter 0.1us
// forbidden filter 0.1us
// Direct output of comparator results
// The comparator result output is passed a debounce clock
// Enable comparator edge interrupt
// disable comparator rising edge interrupt
// Enable comparator rising edge interrupt
// Disable the falling edge of the comparator from interrupting
// Enable comparator falling edge interrupt
// P0.1 for CMP+ Input pin
// ADC input pin is CMP+ The reference
// inside 1.19V signal source of the input pin is
// for P0.1 Input pin
// Disable comparator output
// Enable comparator output
// Enable comparator module

Assembly code

The test operating frequency is 11.0592MHz

```

CMPCR1      DATA      0E6H
CMPCR2      DATA      0E7H

P1M1        DATA      091H
P1M0        DATA      092H
P0M1        DATA      093H
P0M0        DATA      094H
P2M1        DATA      095H
P2M0        DATA      096H
P3M1        DATA      0B1H
P3M0        DATA      0B2H
P4M1        DATA      0B3H
P4M0        DATA      0B4H
P5M1        DATA      0C9H
P5M0        DATA      0CAH

ORG         0000H
LJMP       MAIN
ORG         00ABH
LJMP       CMPISR

ORG         0100H
CMPISR:
PUSH      ACC
ANL      CMPCR1,#NOT 40H
MOV      A,CMPCR1
JB       ACC,0,RSING

```

Clear interrupt sign

FALLING:


```

CPL          P1.0          ; Falling edge interrupt test port
POP          ACC
RETI

RSING:

CPL          P1.1          ; Rising edge interrupt test port
POP          ACC
RETI

MAIN:

MOV         SP, #5FH
MOV         P0M0, #00H
MOV         P0M1, #00H
MOV         P1M0, #00H
MOV         P1M1, #00H
MOV         P2M0, #00H
MOV         P2M1, #00H
MOV         P3M0, #00H
MOV         P3M1, #00H
MOV         P4M0, #00H
MOV         P4M1, #00H
MOV         P5M0, #00H
MOV         P5M1, #00H

MOV         CMPCR2, #00H
ANL         CMPCR2, #NOT 80H          ; Comparator forward output
ORL         CMPCR2, #80H          ; Comparator reverse output
; Enable filter 0.1us
ANL         CMPCR2, #NOT 40H          ; Enable filter 0.1us
; forbidden filter 0.1us
ORL         CMPCR2, #40H
;
ANL         CMPCR2, #NOT 3FH          ; Direct output of comparator results
ORL         CMPCR2, #10H          ; The comparator result output is a debounce clock
MOV         CMPCRI, #00H
ORL         CMPCRI, #30H          ; Enable comparator edge interrupt
;
ANL         CMPCRI, #NOT 20H          ; Disable the rising edge of the comparator from interrupting
ORL         CMPCRI, #20H          ; Enable comparator rising edge interrupt
;
ANL         CMPCRI, #NOT 10H          ; Disable the falling edge of the comparator from interrupting
ORL         CMPCRI, #10H          ; Enable comparator falling edge interrupt
;
ANL         CMPCRI, #NOT 08H          ; P0.1 for CMP+ Input pin
ORL         CMPCRI, #08H          ; ADC input pin is CMP+ The reference
; inside 1.19V signal source of the input pin is
ANL         CMPCRI, #NOT 04H
ORL         CMPCRI, #04H          ; for CMP- Input pin
; Disable comparator output
ORL         CMPCRI, #02H          ; P0.0
ORL         CMPCRI, #80H          ; Enable comparator output
SETB        EA          ; Enable comparator module

JMP         $

END

```

15.3.2 Use of comparator (query method)

C Language code

```

// The test operating frequency is
// 11.0592MHz;

```

```
#include "reg51.h"
```

```
#include "intrins. h"
```

```
sfr      CMPCR1      =      0xe6;
sfr      CMPCR2      =      0xe7;
```

```
sfr      P1M1        =      0x91;
sfr      P1M0        =      0x92;
sfr      P0M1        =      0x93;
sfr      P0M0        =      0x94;
sfr      P2M1        =      0x95;
sfr      P2M0        =      0x96;
sfr      P3M1        =      0xb1;
sfr      P3M0        =      0xb2;
sfr      P4M1        =      0xb3;
sfr      P4M0        =      0xb4;
sfr      P5M1        =      0xc9;
sfr      P5M0        =      0xca;
```

```
sbit     P10         =      P1^0;
sbit     P11         =      P1^1;
```

```
void main()
```

```
{
```

```
    P0M0 = 0x00;
```

```
    P0M1 = 0x00;
```

```
    P1M0 = 0x00;
```

```
    P1M1 = 0x00;
```

```
    P2M0 = 0x00;
```

```
    P2M1 = 0x00;
```

```
    P3M0 = 0x00;
```

```
    P3M1 = 0x00;
```

```
    P4M0 = 0x00;
```

```
    P4M1 = 0x00;
```

```
    P5M0 = 0x00;
```

```
    P5M1 = 0x00;
```

```
    CMPCR2 = 0x00;
```

```
    CMPCR2 &= ~0x80;
```

```
//    CMPCR2 |= 0x80;
```

```
    CMPCR2 &= ~0x40;
```

```
//    CMPCR2 |= 0x40;
```

```
//    CMPCR2 &= ~0x3f;
```

```
    CMPCR2 |= 0x10;
```

```
    CMPCR1 = 0x00;
```

```
    CMPCR1 |= 0x30;
```

```
//    CMPCR1 &= ~0x20;
```

```
//    CMPCR1 |= 0x20;
```

```
//    CMPCR1 &= ~0x10;
```

```
//    CMPCR1 |= 0x10;
```

```
    CMPCR1 &= ~0x08;
```

```
//    CMPCR1 |= 0x08;
```

```
//    CMPCR1 &= ~0x04;
```

```
//    CMPCR1 |= 0x04;
```

```
    CMPCR1 &= ~0x02;
```

```
//    CMPCR1 |= 0x02;
```

```
    CMPCR1 |= 0x80;
```

```
    while (1)
```

```
{
```

STC MCU

```
// Comparator forward output
```

```
// Comparator reverse output
```

```
// Enable filter 0.1us
```

```
// forbidden filter 0.1us
```

```
// Direct output of comparator results
```

```
// The comparator result is passed through a debounce clock
```

```
// Enable comparator edge interrupt
```

```
// disable comparator rising edge interrupt
```

```
// Enable comparator rising edge interrupt
```

```
// Disable the falling edge of the comparator from interrupting
```

```
// Enable comparator falling edge interrupt
```

```
//P0.1 for CMP+ Input pin
```

```
//ADC input pin is CMP+ The reference
```

```
//inside 1.19V signal source of the input pin is
```

```
for P0.0 Input pin
```

```
//Disable comparator output
```

```
//Enable comparator output
```

```
//Enable comparator module
```

```
P10 = CMPCR1 & 0x01;
```

```
// Read the comparison result of the comparator
```

```
}
```

Assembly code

```
The test operating frequency is
```

```
11.0592MHz;
```

```
CMPCR1      DATA      0E6H
CMPCR2      DATA      0E7H

P1M1        DATA      091H
P1M0        DATA      092H
P0M1        DATA      093H
P0M0        DATA      094H
P2M1        DATA      095H
P2M0        DATA      096H
P3M1        DATA      0B1H
P3M0        DATA      0B2H
P4M1        DATA      0B3H
P4M0        DATA      0B4H
P5M1        DATA      0C9H
P5M0        DATA      0CAH
```

```
ORG         0000H
LJMP       MAIN
```

```
ORG         0100H
```

```
MAIN:
```

```
MOV        SP, #5FH
MOV        P0M0, #00H
MOV        P0M1, #00H
MOV        P1M0, #00H
MOV        P1M1, #00H
MOV        P2M0, #00H
MOV        P2M1, #00H
MOV        P3M0, #00H
MOV        P3M1, #00H
MOV        P4M0, #00H
MOV        P4M1, #00H
MOV        P5M0, #00H
MOV        P5M1, #00H
```

```
MOV        CMPCR2, #00H
ANL        CMPCR2, #NOT 80H
;
ORL        CMPCR2, #80H
ANL        CMPCR2, #NOT 40H
;
ORL        CMPCR2, #40H
;
ANL        CMPCR2, #NOT 3FH
ORL        CMPCR2, #10H
MOV        CMPCR1, #00H
ORL        CMPCR1, #30H
;
ANL        CMPCR1, #NOT 20H
;
ORL        CMPCR1, #20H
;
ANL        CMPCR1, #NOT 10H
;
ORL        CMPCR1, #10H
;
ANL        CMPCR1, #NOT 08H
ORL        CMPCR1, #08H
;
ANL        CMPCR1, #NOT 04H
```

```
Comparator forward output
```

```
Comparator reverse output
```

```
; Enable filter 0.1us
```

```
; forbidden filter 0.1us
```

```
; Direct output of comparator results
```

```
; The comparator result output is a debounce clock
```

```
; Enable comparator edge interrupt
```

```
; Disable the rising edge of the comparator from interrupting
```

```
; Enable comparator rising edge interrupt
```

```
; Disable the falling edge of the comparator from interrupting
```

```
; Enable comparator falling edge interrupt
```

```
; P0.1 for CMP+ Input pin
```

```
; ADC input pin is CMP+ The reference
```

```
; inside 1.19V signal source of the input pin is
```

```

        ORL          CMPCR1,#04H          ; for CMP-Input pin
;          ANL          CMPCR1,#NOT 02H    ; Disable comparator output
;          ORL          CMPCR1,#02H      ; Enable comparator output
        ORL          CMPCR1,#80H        ; Enable comparator module

LOOP:

        MOV          A,CMPCR1
        MOV          C,ACC.0
        MOV          PI,0,C             ; Read the comparison result of the comparator
        JMP          LOOP

END

```

15.3.3 Multiplexing application of comparator (comparator_{+ADC} Input channel)

Due to the positive electrode of the comparator, you can choose Analog input channel, so multiple ratios can be achieved through multiple selectors and time-sharing.

The application of the comparator.

Note: When the positive electrode of the comparator is selected, please be sure to turn on the register_{ADC} Power control bit

ADC_POWER and ADC channelSelect bit ADC_CHS

Language code

// The test operating frequency is 11.0592MHz;

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```

sfr          CMPCR1          =          0xe6;
sfr CMPCR2          =          0xe7;

sfr ADC_CONTR          =          0xc;
sfr P1M1          =          0xc;
sfr P1M0          =          0x91;
sfr P0M1          =          0x92;
sfr P0M0          =          0x93;
sfr P2M1          =          0x94;
sfr P2M0          =          0x95;
sfr P3M1          =          0x96;
sfr P3M0          =          0xb1;
sfr P3M0          =          0xb2;
sfr P4M1          =          0xb3;
sfr P4M0          =          0xb4;
sfr P4M0          =          0xc9;
sfr P5M1          =          0xca;
sfr P5M0

sbit P10          =          P1^0;
sbit P11          =          P1^1;

```

```
void main()
```

```
{
```

```
P0M0 = 0x00;
```

```
P0M1 = 0x00;
```

```
P1M0 = 0x00;
```

```
P1M1 = 0x00;
```

```
P2M0 = 0x00;
```

```
P2M1 = 0x00;
```

```

P3M0 = 0x00;

P3M1 = 0x00;

P4M0 = 0x00;

P4M1 = 0x00;

P5M0 = 0x00;

P5M1 = 0x00;

P1M0 &= 0xfe; //Set up P1.0 For the input port
P1M1 |= 0x01;

ADC_CONTR = 0x80; //Enable ADC Module and select for ADC Input pin

CMPCR2 = 0x00;

CMPCR1 = 0x00;

CMPCR1 |= 0x08; //The input pin CMP+ Input pin
CMPCR1 |= 0x04; //is for CMP- Input pin
CMPCR1 |= 0x02; //Enable comparator output
CMPCR1 |= 0x80; //Enable comparator module

while (1);
}

```

Assembly code

The test operating frequency is 11.0592MHz.

CMPCR1	DATA	0E6H
CMPCR2	DATA	0E7H
ADC_CONTR	DATA	0BCH
P1M1	DATA	091H
P1M0	DATA	092H
P0M1	DATA	093H
P0M0	DATA	094H
P2M1	DATA	095H
P2M0	DATA	096H
P3M1	DATA	0B1H
P3M0	DATA	0B2H
P4M1	DATA	0B3H
P4M0	DATA	0B4H
P5M1	DATA	0C9H
P5M0	DATA	0CAH
	ORG	0000H
	LJMP	MAIN
	ORG	0100H
MAIN:		
	MOV	SP, #5FH
	MOV	P0M0, #00H
	MOV	P0M1, #00H
	MOV	P1M0, #00H
	MOV	P1M1, #00H
	MOV	P2M0, #00H
	MOV	P2M1, #00H
	MOV	P3M0, #00H
	MOV	P3M1, #00H
	MOV	P4M0, #00H
	MOV	P4M1, #00H

```
MOV     PSM0, #00H
MOV     PSM1, #00H
```

```
ANL     P1M0, #0FEH
ORL     P1M1, #01H
MOV     ADC_CONTR, #80H
```

```
MOV     CMPCR2, #00H
MOV     CMPCR1, #00H
```

```
ORL     CMPCR1, #08H
ORL     CMPCR1, #04H
ORL     CMPCR1, #02H
ORL     CMPCR1, #80H
```

LOOP:

```
JMP     LOOP
```


END

;Set up P1.0 For the input port

;Enable ADC Module and select for ADC Input pin

The input pin is for CMP- Input pin
 ;Enable comparator output
 ;Enable comparator module

15.3.4 The comparator is used for external power-down detection (During the power-down process, user data is stored in EEPROM)




The resistor input and Pair the regulator block front end voltage of the voltage divider is divided, and the voltage after the voltage divider is internal in the figure above. Refer to the signal source for comparison.

Generally when the external voltage is regulated, the DC voltage at the front end is stable. When the voltage is stabilized, the DC voltage at the front end is lower than the reference voltage. When the front end input is straight, the current voltage is resistive. Voltage divider to the positive input of the comparator. Terminal input voltage is lower than internal reference voltage. At this time, a comparator interrupt can be generated, so that during the power-down process, the regulator can be turned off to save the data until the DC voltage at the front end is higher than that, the DC voltage input voltage divider to the positive input of the comparator. The terminal input voltage is higher than the signal source, at this time continue to work normally.

inside 1.19V The reference signal source is internal After the voltage (When the chip is out of the factory, the internal reference voltage is 1.19V)

The source is $9V$). The specific value is obtained by reading the reference signal source is inside Program memory adjusted value of the address occupied by the internal buffers, the internal reference signal source value and programs Memory (ROM)) For the storage address, please refer to "Special parameters in memory" Chapter

15.3.5 The comparator detects the operating voltage (battery voltage)



In the figure above, the low level can be roughly measured using the operating voltage divider, and the port voltage value is close to Channels that are not strobeed. The high open-drain mode of the port output does not affect other

The negative end of the comparator selects the signal source, the positive terminal is selected through the resistor voltage divider and in

The ports are set to open-drain mode and the other is high when it is low. Low voltage

The comparison value of the comparator is, on the contrary, the port voltage is higher than the comparator is ; 1.2.5V

If determined V_{CC} Higher than High port output, The output of the port is low, at this time, if the voltage is lower than V_{CC} 3.0V

The comparison value of the device is, and vice versa. The comparison value of the comparator is ;

If determined V_{CC} Higher than V_{CC} , then the P2.1 P2.2 P2.3 P2.4 P2.5 Voltage is higher than Voltage is lower than

The comparison value of the device is, and vice versa. The comparison value of the comparator is ;

If determined V_{CC} Higher than V_{CC} , then the P2.2 P2.3 P2.4 P2.5 The output of the port is low, at this time if Voltage is lower than

The comparison value of the device is, and vice versa. The comparison value of the comparator is ;

If determined V_{CC} Higher than V_{CC} , then the P2.3 P2.4 P2.5 The output of the port is low, at this time if Voltage is lower than

The comparison value of the device is, and vice versa. The comparison value of the comparator is ;

If determined V_{CC} Higher than V_{CC} , then the P2.4 P2.5 The output of the port is low, at this time if Voltage is lower than

The comparison value of the device is, and vice versa. The comparison value of the comparator is ;

P2.5 The output of the port is low, at this time if

Language code

The test operating frequency is 11.0592MHz.

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```
sfr CMPCR1 = 0xe6;
```

```
= 0xe7;
```

```
sfr CMPCR2
```

```
sfr P1M1
```

```
= 0x91;
```