Car gauge MCU Design company

Technical support 19864585985

Selection consultant₁₃₉₂₂₈₀₅₁₉₀

sfr	<i>P1M0</i>	=	0x92;
sfr	P0M1	=	0x93;
sfr	<i>P0M0</i>	=	0x94;
sfr	P2M1	=	0x95;
sfr	<i>P2M0</i>	=	0x96;
sfr	P3M1	=	0xb1;
sfr	<i>P3M0</i>	=	0xb2;
sfr	P4M1	=	0xb3;
sfr	P4M0	=	0xb4;
sfr	P5M1	=	0xc9;
sfr	P5M0	=	0xca;
sfr	P2M0	=	0x96;

void delay ()

sfi

, one actually ()

{ char i:

P2M1

for (i=0; i<20; i++);

1

noid

9			
P0M0 = 0x00;			
P0M1 = 0x00;			
$P1M\theta = \theta x \theta \theta;$			

0x95;

- P1M1 = 0x00; P2M0 = 0x00; P2M1 = 0x00; P3M0 = 0x00; P3M1 = 0x00;
- P4M0 = 0x00;P4M1 = 0x00;P5M0 = 0x00;
- P5M1 = 0x00; unsigned char v;
- P2M0 = 0x3f;P2M1 = 0x3f;
- P2 = 0xff;CMPCR2 = 0x10;
- $CMPCR1 = \theta x \theta \theta;$
- CMPCR1 &= ~0x08; CMPCR1 &= ~0x04; CMPCR1 &= ~0x02; CMPCR1 |= 0x80;

while (1)

- - v = 0x01;P2 = 0xfd;
 - delay();

//P3.7 for _{CMP+} The reference signal /inside 1.19/source of the input pine isput pin //Disable comparator output //Enable comparator module

Initialized to open-drain mode

"The comparator result baspassier a debounce clock

//voltage <2.5V //P2.0output 0 //voltage <2.5V

//P2.5~P2.0

//P2.10utput 0

STC12H	Series of technical martifisial websitev.STCAL.com	Car gauge Design company	Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant
--------	--	--------------------------	--	----------------------

	if (! (CMPCR1 & 0x01)) goto ShowVol;		
	$v = \theta x \theta 3;$	//voltage $_{>3.0V}$	
	$P2 = \theta x f b;$	//P2.2output	0
	delay();		
	if (! (CMPCR1 & 0x01)) goto ShowVol;		
	$v = \theta x \theta 7;$	/voltage >3.5V	
	$P2 = \theta x f7;$	//P2.3output	0
	delay();		
	if (! (CMPCR1 & 0x01)) goto ShowVol;		
	v = 0x0f;	//voltage >4.0V	
	$P2 = \theta xef;$	//P2.4output	0
	delay();		
	if (! (CMPCR1 & 0x01)) goto ShowVol;		
	$v = \theta x I f;$	voltage	
	P2 = 0xdf;	//P2 soutput	
	delay();	//1 2.50 utput	U
	if (! (CMPCR1 & 0x01)) goto ShowVol;		
	$v = \theta x 3f;$		
		/voltage >5.0V	
ShowVol:			
$P2 = \theta x f f;$			

$P\theta = \sim v;$		
1		
7		
Assembly	code	
s ≓Ihe-test-o p	erating_frequency_ie 11.0592MHz	
CMPCR1	DATA	0E6H
CMPCR2	DATA	0E7H
P2M0	DATA	0968
P2M1	DATA	095H
P1M1	DATA	<i>091H</i>
<i>P1M0</i>	DATA	092H
P0M1	DATA	<i>093H</i>
P0M0	DATA	094H
P2M1	DATA	095H
P2M0	DATA	096H
P3M1	DATA	0B1H
P3M0	DATA	0B2H
P4M1	DATA	0B3H
P4M0	DATA	0B4H
P5M1	DATA	0C9H
P5M0	DATA	<i>0САН</i>
	0.00	22027
	UKG LIMP	0000H MAIN
	20111	
	anc.	01007
N (D)	UKG	0100H
MAIN:		
	MOV	SP, #5FH
	MOV	P0M0, #00H
	MOV	P0M1, #00H
	MOV	P1310, #001
	MOV	F1311, HUVTI DDM0 H0011
	MOV	2 2010, 19011 P2M1 #00H
	MOV	P3M0 #00H

STC12H	Series of technical mar@fáilsial websit	ev.STCAL.com	Car gauge MCU Design con	npany	Technical support	Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
A.						
	MOV	P3M1, #00H				
	MOV	P4M0, #00H				
	MOV	P4M1, #00H				
	MOV	P5M0, #00H				
	MOV	<i>P5M1, #00H</i>				
	MOV	D2M0 #00111111 P		;P2.5~P2.0	Initialized to open-drain me	ode
	MOV	P2M0,#00111111B				540
	MOV	P2M1,#00111111B				
	MOV	CMBCB2 #10H		The comp	antor rocalt Anemanded a d	
	MOV	CMPCR2,#10H		, me compa		
	ANI	CMPCP1 #NOT 08H			The reference signal	
	ANL	CMPCP1 #NOT 04H		;P3.7 IOI CA	<i>AP</i> + The reference signal	
	ANI	CMPCR1 #NOT 02H		,inside 1.190S		1
	ANL OPI	СМРСР1 #80Н		[,] Disable co	mparator	
	UNL	Chi CKI,#0011		output Ena	ble comparator	
LOOP:				module volt	ade la av	
	MOV	R0,#00000000B		;,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	333 <2.5V	
	MOV	P2,#1111110B		;P2.0 output	0	
	CALL	DELAY				
	MOV	A,CMPCR1				
	JNB	ACC. 0,SKIP				
	MOV	R0,#00000001B		,voltage >2.5V		
	MOV	P2,#1111101B		;P2.1output	0	
	CALL	DELAY				
	MOV	A,CMPCR1				
	JNB	ACC. 0,SKIP				
	MOV	R0,#00000011B		voltage		
	MOV	P2,#11111011B		; ••••••••••••••••••••••••••••••••••••	t a	
	CALL	DELAY		72.2 Outpu		
	MOV	A,CMPCR1				
	JNB	ACC. 0,SKIP				
	MOV	R0,#00000111B				
	MOV	P2,#11110111B		,voltage _{>3.5V}		
	CALL	DELAY		;P2.3output	0	
	MOV	A,CMPCR1				
	JNB	ACC. 0,SKIP				
	MOV	R0,#00001111B				
	MOV	P2,#11101111B		;voltage $_{>4.0V}$		
	CALL	DELAY		;P2.4output	0	
	MOV	A,CMPCR1				
	JNB	ACC. 0,SKIP				
	MOV	<i>R0,#00011111B</i>				
	MOV	P2,#11011111B		,voltage _{>4.5V}		
	CALL	DELAY		;P2.5output	0	
	MOV	A,CMPCR1				
	JNB	ACC. 0,SKIP				
	MOV	R0,#00111111B				
				voltage		
CVID.				;******9* >5.07		
SHIT:						
	MOV	P2,#1111111B				
	MUV CDI	А,КU				
	UFL MOV	P0.4				
	JMP	LOOP		;P0.5~P0.0	Port display voltage	
DELAY:						
	MOV	R0,#20				
	DJNZ	R0,\$				
	RET					

STC12H	Series of technical marQfailsial websitev.STCAL.com	Car gauge _{MCU} Design company	Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
--------	---	---	--	---

END

Schoo

16 IAP/EEPROM/DATA-FLASH

STC12H The series of microcontrollers integrates artarge Capacity ISP/IAP Technology can be internal when EEPROM, The number of erasures informer than ten thousand tionans be divided into several sectors, each fain The area contains

 Attention:
 The write operation can only transfer the bytes in 1 Write as, when you need to put Writeyasyibu must execute the sector 0

 Erase operation.
 of reading, The write operation is performed in the charges operation is based on the sector (s12 bytes) 1

 Carried out as abytels, and when the erasteneorialidatist performed in the charges to be retained in the charges operation back together after the erasure is comple

 Temporarily stored in, and then the saved data and the data that needs to be updated with botwritten back together after the erasure is comple

So in use EEPROM When, it is recommended that the data modified at the same time be placed in the same sector, not the data The same sector does not have to be full. The erasure operation of the data memory is performed by each of the sector

 EEPROM
 It can be used to save some parameter data that needs to be modified during the application process and is not lost after por

 correctered
 Perform byte reading/Byte programming/Sector erase operation. When the operating voltage is low, it is low, it is low it is not lost after por

 To avoid the loss of sending data.

16.1 EEPROM Operating time

¹⁴ Read bytes: a system clock (using Comm

Command reading is more convenient and fast) MOVC

Bytes: approximately programming time is , But you also need to add state transition time and various con Signal control and HOLD Time)

Erase sector (_____Bytes): Approximately ~ _____

EEPROM SETUP 51 The time required for operation is automatically controlled by the hardware, the egistemly needs to set it correctly IAP_TPS=System operating frequences (The decimal part is rounded for rounding)

For example: the operating frequency of the system is Setather2

example: The operating frequency of the system is IAP_TPS Set to 22 s.5.296MHz^{, then} state is set to 6

Technical support

16.2 EEPROM

Related registers

symbol	description a				E	lit address and	symbol		w - 0		Beset value
	coorpion	uuuress	B 7	B6	B5	B4	B3	B2	BI	B0	
IAP_DATA	_{IAP} Data register	C2H								1111,1111	
IAP_ADDRH	IAP High address register	СЗН		000							0000,0000
IAP_ADDRL	IAP Low address register	C4H		0							0000,0000
IAP_CMD	IAP Command register	C5H	-	-	-	· ·	-		CMD[1:0]	1	xxxx,xx00
IAP_TRIG	IAP Trigger register	С6Н					2	. P	e		0000,0000
IAP_CONTR	IAP Control register	С7Н	IAPEN	SWBS	SWRST	CMD_FAIL		j			0000,xxxx
IAP_TPS	IAP Waiting time control register	F5H		-			IAPTPS[5:0]				xx00,0000

16.2.1 EEPROM **Data register (** IAP_DATA⁾

symbol	address	B7	B6	В5	B4	В3	B2	B1	B0
IAP_DATA	С2Н		÷;			÷		<u>.</u>	
In progress	ROM Durir	ng the read or	peration, the com	mand is re	ad out afte	er Tihe date	istoredi	mmolete	In the register.

EEPROM During the write operation, before executing the write command, the data to be written Register, stored and

Send a write command Elerase Command and AP_DATA

Register independent.

16.2.2 EEPROM Address register (IAP ADDR)

symbol	address	B7	В6	B5	B4	B3	B2	B1	B0
IAP_ADDRH	СЗН	2	1			6			
IAP_ADDRL	C4H			121					

EEPROM The destination address register for read, write, and erase operations we the high byte of the address ,

Save the low byte of the address

16.2.3 EEPROM Command register (IAP CMD)

symbol	address	B7	B6	B5	B4	B3	B2	0	B0 B1
IAP_CMD	С5Н	-	-	-	2	-	-	CMD[1:0)]

CMD[1:0]: Send EEPROM Operation command

00: Empty operation

01^{: Read} EEPROM command. Read the destination address

10^{: write} EEPROM command. Write the byte where the destination address is located.Note: The write operation can only write the targ

Can't 0 0 Write as. Generally, when the target byte is not, it must be erased first. 1 FFH

Erase EEPROM . Erase the destination addres Page (sector 1/512 Bytes). Note: The erase operation will erase once
 Sectors (512 Bytes), the contents of the entire sector all become

16.2.4 EEPROM **Trigger register (**IAP TRIG⁾

symbol	address	B7	B6	В5	B4	В3	B2	B1	В0
IAP_TRIG	С6Н		<u> </u>	·		÷			î

 To trigger the register
 After reading, writing, and erasing the command register, address register, data register, and control register, yr

 after the setting is complete
 Write in turn_{3AH},
 A5H
 (The order cannot be exchanged) Two trigger commands to trigger the correspondi

 Erase operation. After the operation is complete setting unchanged. If you want to operate on the data of the next address next, you need to manually update the and register
 and register ArAPADMAR
 Command register

 IAP_CMD
 And register ArAPADMAR
 The value of.
 The value of.
 The value of.

Note: every time EEPROM When operating, IAP_TRIG Write first SAH, then write ASH, The corresponding command will take effect After writing the trigger composing ust be in the iting state until the corresponding r the operation is completed from DLE status

CPU right position. CPU

Return to normal state and continue execution

16.2.5 EEPROM Control register (IAP CONTR)

symbol	address	B7	B6	В5	B4	В3	B2	B1	B0
IAP_CONTR	С7Н	IAPEN	SWBS	SWRST	CMD_FAIL	•	-	-	•

IAPEN : Operation enable control bit

₀: Prohibited PROM Operation

1: Enable EEPROM Operation

swas : The software resets to select the control bit, (is each stop and to

? After the software is reset, the program will be executed from the user code : After the software

is reset, the program will be executed from the system monitoring code area.1 ISP

SWRST: Software resets the control bit

₀: No action

: Generate software reset

CMD_FAIL : EEPROM The operation failed status bit needs to be cleared by the software

Correct operation 0[:] EEPROM

¹: EEPROM **Operation failed**

16.2.6 EEPROM Waiting time control register (IAP TPS)

symbol	address	B7	B6	В5	В4		B2	B1	B0
IAP_TPS	F5H		-	B3					

It needs to be set according to the

operating frequency, if then eperating

set to $_{12}$; If the operating frequency His $\chi \rho_{\rm HF}$ seed to $_{\rm IAP_TPS}$ Set to , 24

frequency is other frequencies, and so on.

Technical support

Selection c

16.3 EEPROM Size and address

 STC12H
 The series of microcontrollers are used to store user data inside.
 Operation method: read, yes EEPROM

 Write and erase, where the erase operation is performed in sectors, each sector Bytes, that is, every time the erase command is executed, it w

 Except for one sector, both reading data and writing data are operated in bytes, that is, only one byte can be read out or

 written every time a read or write command is executed.



 STC12H1K16
 The program space is
 Byte (
 0000h-3FFFh),
 The space is
 0000h-2FFFh),
 when reading, (When the

 Need to be right EEPRothe physical address/hen reading, writing, and erasing the ensing the ensine ensine ensing the ensine ensine ensing the ensine ensinterementensere ensine ensine ensinterensine ensine ens

Note: Due to the erasure method a operation is performed in bytes, so the low bit of the destination address set when performing the erase is meaningless. For example: when the erase command is 2008-015FFH , The final erasure action is the byte is erased if the address is set to the same. 1200H-015FFH 512

Please refer to the table below here will be differences in the size and access address, to the detailed size and address of for the internals of different models

Model number	size	sector	IAP mode F	Read/write/erase	MOVC reads the start		
	5120		start address	end address	address and the	e end address	
STC12H1K08	4К	8	0000h 0	FFFh	2000h	6FFFh	
STC12H1K16	12K	24	0000h 2	FFFh	4000h	6FFFh	
STC12H1K24	4K	8	0000h 0	FFFh	6000h	6FFFh	
STC12H1K28	6		u	ser-defined ^[1]			
STC12H1K33			L	Iser-defined ^m			

^{III} : This is a special model, this model EEPROM

The size is available inThe user set it up by himself when downloading. As shown

show :

EEPROM



Users can use it according to their own FLASH No more than 100,000 square meters are splathed in the space space ,

needs throughout but need to may ast pation the back to the front.

 For examples
 The physical
 28K
 At this time, if the user wants to disting
 State
 EEPROM

 then EEPROM
 address of this model is the last 28K
 for FLASH
 , Of course, if the user uses
 , Of course, if the user uses

 To access, the destination address
 still
 State
 End, when using
 To read, you need
 <t

Technical support

Selection consultant₁₃₉₂₂₈₀₅₁₉₀

16.4 Sample program

16.4.1 EEPROM Basic operation

c Language code The test operating frequency is 11.0592MHz #include "reg51. h" #include "intrins. h" sfr **P1M1** 0x91; sfr P1M0 0x92: sfr P0M1 0x93; sfr P0M0 0x94; sfr P2M1 0x95; 0x96; sfr P2M0 0xb1; sfr P3M1 0xb2; sfr P3M0 0xb3; sfr P4M1 0xb4; sfr P4M0 *0xc9;* sfr P5M1 0xca, sfr P5M0 sfr IAP_DATA 0xC2; sfr IAP_ADDRH 0xC3; = sfr IAP_ADDRL 0xC4; 0xC5; sfr IAP_CMD 0xC6; sfr IAP_TRIG -0xC7; sfr LAP CONTR 0xF5: sfr IAP_TPS void IapIdle() 1 $IAP_CONTR = 0;$ $IAP_CMD = 0;$ $IAP_TRIG = 0;$ $IAP_ADDRH = \theta x 8 \theta;$ $IAP_ADDRL = 0;$ } char IapRead(int addr) 1 char dat;

LAP_CONTR = 0x80; LAP_TPS = 12; LAP_CMD = 1; LAP_ADDRL = addr; LAP_ADDRH = addr >> 8; LAP_TRIG = 0x5a; LAP_TRIG = 0xa5; _nop_(); dat = LAP_DATA; LapIdle();

return dat;

ຼ/Clear command register ຼ/Clear trigger register ຼ/Set the address to ໗໑ກ- area

function // close LAP

"Enable LAP "Set waiting parameters "Set up LAP Read command Low address/Set up LAP High address/Set up LAP "Write trigger command "Write trigger command

//read data*LAP*

1

1

void m ain()

> P0M0 = 0x00;P0M1 = 0x00;P1M0 = 0x00;P1M1 = 0x00P2M0 = 0x00: P2M1 = 0x00: P3M0 = 0x00: P3M1 = 0x00;P4M0 = 0x00: P4M1 = 0x00;P5M0 = 0x00;P5M1 = 0x00;

IapErase(0x0400);

P0 = IapRead(0x0400); IapProgram(0x0400, 0x12);

P1 = IapRead(0x0400);

The test operating frequency is

DATA

DATA

DATA

0C2H

өсзн

0C4H

Shenzhen Guoxin Artificial Intelligence Coontestic distributor phone:number

while (1);

Assembly code

IAP DATA

IAP_ADDRH

IAP_ADDRL

	IapIdle();	
1		
void Iapl	Erase(int addr)	
ł –		
	$IAP_CONTR = \theta x 8\theta;$	
	<i>IAP_TPS</i> = <i>12</i> ;	
	$IAP_CMD = 3;$	
	IAP_ADDRL = addr;	
	$IAP_ADDRH = addr >> 8;$	
	$IAP_TRIG = \theta x5a;$	
	$IAP_TRIG = 0xa5;$	
	nop();	
	<i>iapiaie();</i>	

Enable IAP Set waiting parameters //Set up LAP Erase command Low address//Set up $_{I\!AP}$ High address/Set up IAP Write trigger command Write trigger command

function

close IAP

//P0=0xff

//P1=0x12

close IAP function

"Write trigger command "Write trigger command

"Set waiting parameters Set up IAP Write command Low address//Set up IAP High address//Set up IAP data//Write IAP

Enable IAP

void IapProgram(int addr, char dat)

1

}

STC12H

 $IAP_CONTR = \theta x 8 \theta;$ $IAP_TPS = 12;$ $IAP_CMD = 2;$ IAP_ADDRL = addr; $IAP_ADDRH = addr >> 8;$ IAP_DATA = dat;

 $IAP_TRIG = \theta x 5a;$

 $IAP_TRIG = \theta xa5;$

Series of technical marQfailsial websitev.STCAL.com

Car gauge Design company

Technical support

Selection consultant 13922805190

- 596 -

Go to the pure technology exchange forum

IAP_CONTR,#80H

MOV

Enable IAP

MOV	LAP_CONTR,#80H	Enable IAP
MOV	<i>IAP_TPS</i> ,#12	Set waiting parameters
MOV	IAP_CMD,#2	Set up IAP Write command
MOV	IAP_ADDRL,DPL	Low address; Set up IAP
MOV	IAP_ADDRH,DPH	High address; ^{Set up} IAP
MOV	IAP_DATA,A	data; ^{write} IAP
MOV	IAP_TRIG,#5AH	Write trigger command
MOV	IAP_TRIG,#0A5H	Write trigger command
NOP		;
LCALL	IAP IDLE	close IAP function
RET		,

IAP_PROGRAM:

IAP_ERASE:

MOV	LAP_CONTR#80H	Enable IAP
MOV	IAP_TPS,#12	Set waiting parameters
MOV	IAP_CMD,#1	,Set up _{LAP} Read command
MOV	IAP_ADDRL,DPL	Low address; Set up IAP
MOV	IAP_ADDRH,DPH	High address; Set up IAP
MOV	IAP_TRIG,#5AH	Write trigger command (0x5a)
MOV	IAP_TRIG,#0A5H	Write trigger command ((1/4/2)
NOP		, (0000)
MOV	A.IAP DATA	read dataIAP
LCALL	IAP_IDLE	close typction
RET		

IAP_READ:

MOV	IAP_CONTR,#0	function ; close IAP
MOV	IAP_CMD,#0	Clear command register
MOV	LAP_TRIG,#0	Clear trigger register
MOV	LAP_ADDRH,#80H	Will addressSet to non- area
MOV	LAP_ADDRL,#0	
RET		

IAP_IDLE:

STC12H

IAP_CMD

LAP_TRIG

IAP_CONTR	DATA	0C7H
IAP_TPS	DATA	0F5H
PIM1	DATA	<i>091H</i>
<i>P1M0</i>	DATA	<i>092H</i>
P0M1	DATA	093H
<i>P0M0</i>	DATA	094H
P2M1	DATA	095H
P2M0	DATA	096H
P3M1	DATA	0B1H
P3M0	DATA	0B2H
P4M1	DATA	0B3H
P4M0	DATA	0B4H
P5M1	DATA	<i>0С9Н</i>
P5M0	DATA	<i>0САН</i>

ORG

LJMP

ORG

0000H

MAIN

0100H

Series of technical marQffilsial websitev.STCAL.com

Series of technical marQfailsial websit	ev.STCAL.com	$Cargauge_{MCU}Designcompany$.Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant
MOV	IAP TPS.#12	Set wait	ing parameters	
MOV	IAP_CMD,#3	, Set up _{IAP}	Erase command	
MOV	IAP_ADDRL,DPL	Low addres	s;Set up _{IAP}	
MOV	IAP_ADDRH,DPH	High addres	ss;Set up _{IAP}	
MOV	IAP_TRIG,#5AH	Write tri	gger command (0x5a)	
MOV	IAP_TRIG,#0A5H	Write tri	gger command (0xa5)	
NOP			(
LCALL	IAP_IDLE	close IA	P function	
RET		,		

MAIN:

STC12H

NOV SP, SFFI NOV MAD, NOM1 NOV PMA, NOM1 NOV PFTR, NOM011 CLLL PFTR, NOM011 NOV PPTR, NOM011 NOV			
NOV PMM, WMM NOV PSM, WMM ICALL IP PE, WMM NOV PSM, WMM NOV POA NOV POA NOV PSM, WMM ICALL IP PENORAM	MOV	SP, #5FH	
MOV P0M1, 400H MOV P1M4, 400H MOV P1M4, 400H MOV P2M4, 400H MOV P2M4, 400H MOV P3M4, 400H MOV P5M4, 400H MOV P5M4, 400H MOV P5M4, 400H LCALL IAP_ER4SE MOV DPTR,4400H LCALL IAP_ER4SE MOV P1R,4400H LCALL IAP_ER4SE MOV P2R,4400H LCALL IAP_ER4D MOV P2R4 LCALL IAP_ER4D </th <th>MOV</th> <th><i>P0M0, #00H</i></th> <th></th>	MOV	<i>P0M0, #00H</i>	
MOV PIMI, 400H MOV PSMI, 400H MOV DPTR,4040H LCALL IAP_ERASE MOV DPTR,4040H LCALL IP_R4400H MOV DPTR,4040H LCALL IP_R45E MOV DPTR,4040H LCALL IP_R450 MOV DPTR,4040H LCALL IP_R64D MOV DPTR,4040H LCALL IP_R64D MOV DPTR,4040H LCALL IP_R64DH MOV PTR,4040H ICALL IP_R64DH MOV PTR,4040H ICALL IP_R64DH MOV PTR,4040H ICALL IP_R64DH ICALL IP_R64DH	MOV	<i>P0M1, #00H</i>	
MOV PMM, #00H MOV P2M, #00H MOV P2M, #00H MOV P3M, #00H LCALL IAP_ERASE MOV PDTR,#0400H LCALL IAP_READ MOV P3R,#040H LCALL IAP_READ MOV P3R,#0400H LCALL IAP_READ MOV P3R,#0400H LCALL IAP_READ MOV P3R,#0400H LCALL IAP_READ MOV Asi2H LCALL IAP_READ MOV P3R,#0400H LCALL IAP_READ MOV P3R,#0400H LCALL IAP_READ MOV P3R,#0400H LCALL IAP_READ MOV P3R,#0400H	MOV	<i>P1M0, #00H</i>	
MOV Р2М0, 900H MOV Р2M1, 900H MOV Р3M0, 900H MOV Р9A MOV Р9A MOV Р9A MOV Р9A MOV Р9A MOV Р9A MOV Р4 MOV Р4 MOV Р4 MOV Р7R,900H MOV Р9R MOV Р9R MOV Р9R MOV Р9R MOV Р7R,900H SMP S SMP S	MOV	<i>P1M1, #00H</i>	
NOV P2M1, #00H NOV P3M0, #00H NOV P3M0, #00H NOV P4M0, #00H NOV P5M0, #00H NOV P5M0, #00H NOV P5M1, #00H NOV DPTR,#0400H LCALL IAP_RASE NOV DPTR,#0400H SMP S SMP S	MOV	P2M0, #00H	
NOV 93M9, #00H NOV 93M1, #00H NOV 94M9, #00H NOV 95M9, #00H NOV 95M9, #00H NOV 95M9, #00H NOV 95M1, #00H NOV 0PTR,#0400H LCALL LP_ERASE NOV 0PTR,#0400H LCALL LP_READ NOV 0PTR,#0400H LCALL LP_READ NOV 0PTR,#0400H LCALL LP_READ NOV 0PTR,#0400H LCALL LP_READ NOV 0PTR,#0400H NOV 0PTR,#0400H LCALL AP_READ NOV 0PTR,#0400H LCALL AP_READ NOV 0PTR,#0400H LCALL AP_READ NOV S SJMP S	MOV	P2M1, #00H	
MOV P3M1, #00H MOV P4M0, #00H MOV P5M0, #00H MOV P5M0, #00H MOV P5M1, #00H MOV P5M1, #00H LCALL LPTR,#0400H LCALL LPTR,#0400H MOV DPTR,#0400H LCALL LPTR,#0400H MOV DPTR,#0400H LCALL LPTR,#0400H MOV P6A MOV A#12H MOV DPTR,#0400H LCALL LPP.R06GAM MOV DPTR,#0400H LCALL LPP.R0400H MOV DPTR,#0400H LCALL LPP.R0400H MOV DPTR,#0400H LCALL LPP.R0400H MOV DPTR,#0400H MOV DPTR,#0400H SIMP S	MOV	P3M0, #00H	
МОУ РИМ, ВОЛ МОУ РИЛ, ВОЛ МОУ РОЛ, ВОЛ КОУ РОЛ, ВОЛ МОУ РОЛ, ВОЛ КАН НА МОУ РОЛ, ВОЛ КАН НА МОУ РОЛ, ВОЛ КАН НА МОУ РОЛ, ВОЛ КОУ РОЛ, ВОЛ КОР АЛ КОР РОЛ, ВОЛ	MOV	<i>P3M1, #00H</i>	
MOV P4MI, 800H MOV P5M0, 800H MOV P5M1, 800H MOV P5M1, 800H ICALL DPTR, 80400H ICALL DPTR, 80400H ICALL DPTR, 80400H ICALL DPTR, 80400H MOV DPTR, 80400H MOV DPTR, 80400H MOV A,812H ICALL IAP_READ MOV DPTR, 80400H MOV PIA MOV PIA SIMP S	MOV	P4M0, #00H	
MOV PSM0, #00H MOV PSM1, #00H MOV DPTR,#0400H LCALL AP_ERASE MOV DPTR,#0400H LCALL AP_ERAD MOV DPTR,#0400H LCALL AP_READ MOV P0,4 MOV PPTR,#0400H MOV P0,4 MOV P0,4 MOV P0,4 MOV A,#12H LCALL AP_READ MOV DPTR,#0400H LCALL AP_READ MOV DPTR,#0400H LCALL AP_READ MOV DPTR,#0400H LCALL AP_READ MOV P1,4 ,p1=12H SJMP \$	MOV	P4M1, #00H	
MOV PTR.#0400H LCALL LP_ERASE MOV DPTR.#0400H LCALL LP_ERASE MOV DPTR.#0400H LCALL LP_READ MOV P0,4 MOV P0,4 MOV DPTR.#0400H MOV P0,4 MOV P0,4 MOV A,#12H LCALL LP_PROGRAM MOV DPTR.#0400H LCALL LP_READ MOV DPTR.#0400H LCALL LP_READ MOV PTR.#0400H SMP S LCALL LP_READ MOV P1,4 ,p1=12H SMP S	MOV	P5M0, #00H	
NOV DPTR,0000 LCALL IAP_ERASE MOV DPTR,0000 LCALL IAP_READ NOV P0A ;P0=OFFH MOV DPTR,0000 NOV AHIEN LCALL IAP_PROGRAM MOV DPTR,0000H LCALL IAP_PROGRAM MOV DPTR,0000H LCALL IAP_PROGRAM MOV P1A ;P1=12H	MOV	<i>P5M1, #00H</i>	
MOV DPTR,#0400H LCALL AP_ERASE MOV DPTR,#0400H LCALL AP_READ MOV P0,A MOV DPTR,#0400H MOV DPTR,#0400H MOV A,#12H LCALL AP_PROGRAM MOV DPTR,#0400H LCALL AP_READ MOV DPTR,#0400H LCALL AP_READ MOV P1,A SIMP S			
МОУ DPTR,#0400H LCALL IAP_ERASE MOV DPTR,#0400H LCALL IAP_READ MOV P0,A MOV P0,A MOV DPTR,#0400H MOV DPTR,#0400H MOV A,#12H MOV A,#12H MOV DPTR,#0400H MOV DPTR,#0400H MOV DPTR,#0400H MOV DPTR,#0400H SSMP S END S			
LCALLLAP_ERASEMOVDPTR.#0400HLCALLLAP_READMOVP0,AMOVDPTR.#0400HMOVA,#12HLCALLLAP_PROGRAMMOVDPTR.#0400HLCALLLAP_READMOVDPTR.#0400HSJMPS	MOV	DPTR,#0400H	
MOV DPTR,#0400H LCALL IAP_READ MOV 00,4 MOV DPTR,#0400H MOV A,#12H LCALL IAP_PROGRAM MOV DPTR,#0400H LCALL IAP_PROGRAM MOV DPTR,#0400H MOV DPTR,#0400H MOV DPTR,#0400H MOV DPTR,#0400H MOV DPTR,#0400H SMOV PI,A SMOV S END S	LCALL	IAP_ERASE	
LCALL LAP_READ MOV P0,A ;P0=0FFH MOV DPTR,#0400H - MOV A,#12H - LCALL LAP_REAGRAM - MOV DPTR,#0400H - MOV DPTR,#0400H - MOV DPTR,#0400H - MOV P1P,READ - MOV P1,A :P1=12H SMP S - END - -	MOV	DPTR,#0400H	
MOV P0,A :P0=0FFH MOV DPTR,#0400H MOV A,#12H LCALL IAP_PROGRAM MOV DPTR,#0400H LCALL IAP_READ MOV P1,A SJMP S	LCALL	IAP_READ	
MOV DPTR,#0400H MOV A,#12H LCALL IAP_PROGRAM MOV DPTR,#0400H LCALL IAP_READ MOV PI,A ,PI=12H END	MOV	<i>P0,A</i>	;P0=0FFH
MOV A,#12H LCALL IAP_PROGRAM MOV DPTR,#0400H LCALL IAP_READ MOV PI,A ;PI=12H SJMP S	MOV	DPTR,#0400H	
LCALL LAP_PROGRAM MOV DPTR.40400H LCALL LAP_READ MOV P1_A SJMP S	MOV	А,#12Н	
MOV DPTR,#0400H LCALL IAP_READ MOV PI,A ;PI=12H SJMP S	LCALL	IAP_PROGRAM	
LCALL LAP_READ MOV PI,A ;PI=12H SJMP S END	MOV	DPTR,#0400H	
MOV PI,A ;PI=12H SJMP S END	LCALL	IAP_READ	
SJMP S END	MOV	PI,A	:P1=12H
SJMP S			,
END	SIMP		
END	1991111		
END			
	END		

16.4.2 use MOVC read EEPROM

c Language code

The test o	perating	frequency is					
//		11.0592MHz					
#include "reg51. h"	,						
#include "intrins. h	"						
sfr							
efe DIMO	P1M1	=	0x91;				
sji i imo							
of DOM1		=	0x92;				
sji i omi							
of DOMO		=	0x93;				
sji 1 0.110		_	0.94.				
sfr P2M1			0.2.74,				
sji i 2011		=	0x95;				
of P2M0							
311 2010		=	0x96;				
sfr P3M1							
sji i saii		=	0xb1;				

void IapErase(int addr) $IAP_CONTR = \theta x 8 \theta;$ $IAP_TPS = 12;$ $IAP_CMD = 3;$ IAP_ADDRL = addr; IAP_ADDRH = addr >> 8; $IAP_TRIG = \theta x5a;$ $IAP_TRIG = \theta xa5;$ _nop_(); IapIdle();

Write command //Set up IAP Low address//Set up IAP High address//Set up IAP

data//write IAP

Enable IAP

"Set waiting parameters

"Write trigger command

"Write trigger command

Set waiting parameters

Write trigger command

Write trigger command

Low address//Set up IAP

High address//Set up IAP

close IAP function

//Set up IAP Erase command

close LAP function

Enable LAP

use MOVC Read data

MOVC

use

//STC12H1K16

Car gauge Design company

Technical support 19864585985

function // close $_{I\!AP}$

"Clear command register

Set the address to non- area

Clear trigger register

read EEPROM

Need to add the corresponding offset

Selection consultant 13922805190

LAP_TRIG IAP_CONTR _ LAP_TPS _ IAP_OFFSET

P3M0

P4M1

P4M0

P5M1

P5M0

IAP DATA

IAP_ADDRH

IAP_ADDRL

IAP_CMD

Series of technical marQfailsial websitev.STCALcom

=

=

=

-

_

=

=

=

=

=

0xb2;

0xb3;

0xb4;

0xc9;

0xca

0xC2:

0xC3:

0xC4:

0xC5;

0xC6;

0xC7;

0xF5:

0x4000H

STC12H

sfr

sfi

1

#define void IapIdle() LAP CONTR = θ ; $IAP_CMD = 0;$

 $IAP_TRIG = 0;$

 $IAP_ADDRH = \theta x 8 \theta;$

 $IAP_ADDRL = \theta;$

1

char IapRead(int addr)

1

1

3

1

1

void main()

addr += IAP_OFFSET; return *(char code *)(addr);

1

void IapProgram(int addr, char dat)

 $IAP_CONTR = \theta x 8 \theta;$

 $IAP_TPS = 12;$

 $IAP_CMD = 2;$

IAP_ADDRL = addr;

 $IAP_ADDRH = addr >> 8;$

IAP_DATA = dat;

 $IAP_TRIG = \theta x 5a;$

 $IAP_TRIG = \theta xa5;$

nop();

IapIdle();

STC12H	Series of technical man	$Car gauge_{MCU}$ Design company	Technical support	Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
{				
	P0M0 = 0x00;			
	P0MI = 0x00;			
	PIM0 = 0x00;			
	PIMI = 0x00;			
	P2M0 = 0x00;			
	P2MI = 0x00;			
	P3M0 = 0x00;			
	P3M1 = 0x00;			
	P4M0 = 0x00;			
	P4M1 = 0x00;			
	P5M0 = 0x00;			
	P5M1 = 0x00;			
	IapErase(0x0400);			
	P0 = IapRead(0x0400);	//P0=0xff		
	IapProgram(0x0400, 0x12);	//01=0.12		
	PI = IapRead(0x0400);	//P1=0X12		
	while (1);			
,				

Assembly code

The test operation	na frequency is		
, me test operatin	11.0592MHz		
IAP_DATA	DATA	0С2Н	
IAP_ADDRH	DATA	осзн	
IAP_ADDRL	DATA	0C4H	
IAP_CMD	DATA	0C5H	
LAP_TRIG	DATA	0С6Н	
LAP_CONTR	DATA	0C7H	
LAP_TPS	DATA	0F5H	
IAP_OFFSET EQU		4000H	;STC12H1K16
<i>P1M1</i>	DATA	<i>091H</i>	
<i>P1M0</i>	DATA	092H	
<i>P0M1</i>	DATA	<i>093H</i>	
РОМО	DATA	094H	
P2M1	DATA	095H	
P2M0	DATA	096H	
P3M1	DATA	0B1H	
P3M0	DATA	0B2H	
P4M1	DATA	овзн	
P4M0	DATA	0B4H	
P5M1	DATA	<i>0С9Н</i>	
P5M0	DATA	<i>0САН</i>	
	ORG LIMB	0000H	
	LJIII	INCLUS Y	
	ORG	0100H	
IAP_IDLE:			
	MOV	IAP_CONTR,#0	function; Clear command register
	MOV	IAP_CMD,#0	
	MOV	IAP_TRIG,#0	, Clear trigger register
	MOV	IAP_ADDRH,#80H	_, Set the address to ກຼຸດກ- area

- 600 -

MOV LAP_ADDRL#0 RET LAP_READ: LAP_READ: MOV A#LOW LAP_OFFSET ,^{USE} MOVC ^{read} EEPROM Need to add the corresponding offset ADD A,DPL

ADD	A,DPL			
MOV	DPL,A			
MOV	A,@HIGH IAP_OFFSET			
ADDC	A,DPH			
MOV	<i>DPH,A</i>			
CLR	A			
MOVC	A,@A+DPTR	use	MOVC	Read data
RET				

IAP_PROGRAM:

MOV	LAP CONTR #80H	Enable IAP
nov		
MOV	IAP_TPS,#12	Set waiting parameters
ΜΟΥ	IAP_CMD,#2	,Set up _{IAP} Write command
MOV	IAP_ADDRL,DPL	Low address; Set up IAP
MOV	IAP_ADDRH,DPH	High address; Set up LAP
MOV	IAP_DATA,A	data; ^{write} IAP
MOV	IAP_TRIG,#5AH	Write trigger command (():5a)
MOV	IAP_TRIG,#0A5H	Write trigger command
NOP		, (0.4.0)
LCALL	IAP IDLE	.close LAP function
RET	-	

IAP_ERASE:

MOV	IAP_CONTR,#80H	Enable IAP
MOV	IAP_TPS,#12	Set waiting parameters
MOV	IAP_CMD,#3	;Set up IAP Erase command
MOV	IAP_ADDRL,DPL	Low address; Set up IAP
MOV	IAP_ADDRH,DPH	High address; ^{Set up} IAP
MOV	IAP_TRIG,#5AH	Write trigger command (0x5a)
MOV	IAP_TRIG,#0A5H	Write trigger command
NOP		, – – (0,403)
LCALL	IAP_IDLE	.close LAP function
RET		7

MAIN:

MOV	SP, #5FH
MOV	P0M0, #00H
MOV	P0M1, #00H
MOV	P1M0, #00H
MOV	P1M1, #00H
MOV	P2M0, #00H
MOV	P2M1, #00H
MOV	P3M0, #00H
MOV	P3M1, #00H
MOV	P4M0, #00H
MOV	P4M1, #00H
MOV	P5M0, #00H
MOV	P5M1, #00H
MOV	DPTR,#0400H
LCALL	IAP_ERASE
MOV	DPTR,#0400H
LCALL	IAP_READ
MOV	<i>P0,A</i>

;P0=0FFH

STC12H	Series of technical mar@ffilsial websitev.STCALcom		$Cargauge_{MCU}$ Design company	.Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
7					
	ΜΟΥ	DPTR,#0400H			
	MOV	A,#12H			
	LCALL	IAP_PROGRAM			
	MOV	DPTR,#0400H			
	LCALL	IAP_READ			
	MOV	<i>P1,A</i>	;P1=12H		
	SJMP	\$			
	END				
	END				

Use serial port to sender utom data 16.4.3

$\rm c$ $\,$ Language code

The test operating frequency is

#include "reg51. h"

#include "intrins. h	"		
#define	FOSC	11059200	OUL
#define BRT		(65536 -	FOSC / 115200 / 4)
sfr P1M1			
sfr P1M0		=	0x91;
sfr P0M1		=	0x92;
sfr P0M0		=	0x93;
sfr P2M1		-	0x94;
sfr P2M0		-	0x90; 0x96;
sfr P3M1		-	0xb1;
sfr P3M0		=	0xb2;
sfr P4M1		=	0xb3;
sfr DAM0		=	0xb4;
-C. DSM1		-	0xc9;
SJF F SM I			oxen,
sjr PSM0			
sfr AUXR		=	0x8e;
sfr T2H		-	0xd6; 0xd7;
sfr T2L			
sfr IAP_DATA		_	0+(2)
sfr IAP_ADDRH		-	0xC3;
sfr IAP_ADDRL		=	0xC4;
sfr IAP_CMD		=	0xC5;
sfr IAP_TRIG		=	0xC6;
sfr IAP_CONTR		-	0xC7;
sfr IAP_TPS		=	0xF3;
void UartInit()			
1			
SCON =	0x5a;		
T2L = BL	R <i>T</i> ;		
T2H = B	RT >> 8;		
AUXR =	0x15;		
1			

void UartSend(char dat)

{ while (! TI); TI = 0;SBUF = dat:

- 1

1

void IapIdle()

- $IAP_CONTR = 0;$ $IAP_CMD = \theta;$ $IAP_TRIG = 0;$ $IAP_ADDRH = \theta x 8 \theta;$
- $IAP_ADDRL = 0;$

char IapRead(int addr)

- 1 char dat:
 - - $IAP_CONTR = \theta x 8 \theta;$
 - $IAP_TPS = 12;$

 - $IAP_CMD = 1;$
 - IAP_ADDRL = addr;
 - IAP_ADDRH = addr >> 8;
 - $IAP_TRIG = 0x5a;$
 - IAP_TRIG = 0xa5;
 - _nop_();
 - dat = IAP DATA;
 - IapIdle();

return dat;

1

void IapProgram(int addr, char dat

- LAP CONTR = 0x80;
- $IAP_TPS = 12;$
- IAP CMD = 2;
- IAP ADDRL = addr;
- IAP_ADDRH = addr >> 8;
- IAP_DATA = dat;
- $IAP_TRIG = \theta x 5a;$
- IAP_TRIG = 0xa5;
- _nop_();

IapIdle();

3

void IapErase(int addr)

- - $IAP_CONTR = \theta x 8 \theta;$
 - $IAP_TPS = 12;$
 - $IAP_CMD = 3;$
 - IAP ADDRL = addr;
 - IAP ADDRH = addr >> 8;
 - $IAP_TRIG = \theta x 5a;$
 - $IAP_TRIG = 0xa5;$
 - _nop_();
 - IapIdle();

}

function // close LAP Clear command register Clear trigger register Set the address to non- area

Enable IAP

Set waiting parameters //Set up IAP Read command Low address//Set up IAP High address//Set up IAP Write trigger command Write trigger command

dataIAP read closefunction

Enable IAP Set waiting parameters Write command //Set up IAP Low address//Set up $_{I\!AP}$ High address//Set up IAP data//write LAP

Write trigger command

Enable IAP Set waiting parameters Erase command ∬Set up _{IAP} Low address//Set up $_{I\!AP}$ "Write trigger command Write trigger command

//close IAP function

- 603 -

High address//Set up $_{I\!AP}$

Write trigger command

close IAP function

STC12H	Series of technical mai@f#isial website.sTCAL.com	Car gauge MCU Design company	Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant 13922805190
21				
void main	0			
·				
	P0M0 = 0x00;			
	P0M1 = 0x00;			
	PIM0 = 0x00;			
	PIMI = 0.00;			
	P2M0 = 0x00;			
	$P_{2M}^{A} = 0 \times 00$			
	$P_{3M1} = 0.00;$			
	P4M0 = 0x00;			
	P4M1 = 0x00;			
	P5M0 = 0x00;			
	P5M1 = 0x00;			
	UartInit();			
	<i>IapErase(0x0400);</i>			
	UartSend(IapRead(0x0400));			
	IapProgram(0x0400, 0x12);			
	UartSend(lapRead(0x0400));			
	while (1);			

Assembly code

Ine	lesi	oper	aung	irequency is	
,				11.0392/MHZ	

AUXR	DATA	8EH
Т2Н	DATA	0D6H
T2L	DATA	0D7H
IAP DATA	DATA	0(2)H
	DATA	00211
	DATA	
IAF_ADDRL	DATA	
IAP_CMD	DATA	
IAP_TRIG	DATA	00.611
IAP_CONTR	DATA	0C7H
IAP_TPS	DATA	0F5H
PIMI	DATA	091H
P1M0	DATA	092H
P0M1	DATA	093H
РОМО	DATA	<i>094H</i>
P2M1	DATA	095H
P2M0	DATA	096H
P3M1	DATA	0B1H
<i>P3M0</i>	DATA	0B2H
P4M1	DATA	0B3H
P4M0	DATA	0B4H
P5M1	DATA	0C9H
P5M0	DATA	ОСАН
	ORG	0000H
	LJMP	MAIN
	ORG	0100H

MOV	IAP_CONTR,#80H	Enable IAP
MOV	IAP_TPS,#12	Set waiting parameters
MOV	IAP_CMD;#3	,Set up IAP Erase command
MOV	IAP_ADDRL,DPL	Low address; Set up IAP
MOV	IAP_ADDRH,DPH	High address; Set up _{LAP}
MOV	IAP_TRIG,#5AH	Write trigger command (0x5a)
MOV	IAP_TRIG,#0A5H	Write trigger command $(0xa5)$
NOP		, ()
LCALL	IAP_IDLE	close LAP function
RET		

IAP_ERASE:

MOV	IAP_CONTR,#80H	,Enable IAP
MOV	IAP_TPS,#12	Set waiting parameters
MOV	IAP_CMD,#2	, Set up _{IAP} Write command
MOV	IAP_ADDRL,DPL	Low address; Set up IAP
MOV	IAP_ADDRH,DPH	High address; Set up IAP
MOV	IAP_DATA,A	data; ^{write} IAP
MOV	IAP_TRIG,#5AH	Write trigger command
MOV	IAP_TRIG,#0A5H	Write trigger command
NOP		; · · · · · · · · · · · · · · · · · · ·
LCALL	IAP IDLE	close 14P function
RET		,

IAP_PROGRAM:

MOV	LAP_CONTR,#80H	Enable IAP				
MOV	LAP_TPS,#12	Set waiting parameters				
MOV	LAP_CMD,#1	Set up LAP Read command				
MOV	IAP_ADDRL,DPL	Low address; Set up IAP				
MOV	IAP_ADDRH,DPH	High address; Set up IAP				
MOV	IAP_TRIG,#5AH	Write trigger command (mfa)				
MOV	IAP_TRIG,#0A5H	Write trigger command ((val)				
NOP		, (0.4.3)				
MOV	A, JAP DATA	read dataIAP				
LCALL	IAP_IDLE	close fypction				
RET						

IAP_READ:

IAP_IDLE:			
	ΜΟν	IAP_CONTR,#0	function ; ^{close} _{IAP}
	MOV	LAP_CMD,#0	Clear command register
	MOV	IAP_TRIG,#0	Clear trigger register
	MOV	IAP_ADDRH,#80H	Set the address to non- area
	MOV	IAP_ADDRL,#0	,

UART_SEND:

UART_INIT:

MOV	SCON,#5AH
MOV	<i>T2L,#0E8H</i>
MOV	T2H,#0FFH
MOV	AUXR,#15H
RET	

TI,\$

TI

SBUF,A

;65536-11059200/115200/4=0FFE8H

JNB

CLR

MOV

RET

RET

Technical support 19864585985

Selection consultant₁₃₉₂₂₈₀₅₁₉₀

Car gauge Design company

Technical support 19864585985

Selection consultant

- 14	41	INI	
- <i>M</i> .	au	1 V .	

MOV	SP, #5FH
MOV	Р0М0, #00Н
MOV	<i>P0M1, #00H</i>
MOV	<i>P1M0, #00H</i>
MOV	P1M1, #00H
MOV	P2M0, #00H
MOV	P2M1, #00H
MOV	P3M0, #00H
MOV	<i>P3M1, #00H</i>
MOV	P4M0, #00H
MOV	P4M1, #00H
MOV	P5M0, #00H
MOV	P5M1, #00H
LCALL	UART_INIT
MOV	DPTR,#0400H
LCALL	IAP_ERASE
MOV	DPTR,#0400H
LCALL	IAP_READ
LCALL	UART_SEND
MOV	DPTR,#0400H
MOV	A,#12H
LCALL	IAP_PROGRAM
MOV	DPTR,#0400H
LCALL	IAP_READ
LCALL	UART_SEND
SJMP	S

END

S

17 ADC Analog-to-digital conversion, interreference

STC12H1K08 A series of microcontrollers are integrated internally signal sources converter. ADC Converter. ADC System free to system free to

STC12H Series of ADC Fastest speed : bit ADC for 500K (Every second 50 Ten thousand timesConversion)

ADC There are two data formats for the conversion result: left-aligned and right-aligned. It can be easily read and referenced by user p

attention: ADC The first 15 The channel can only be used to detect the internal reference signal source, and,the value we reference signal source and measurement errors cause the actual internal reference signal source to the bary safe being and bary safe bary safe

Know the accurate internal reference signal source value of each chip, you canADCThe first 15Channel measurementconnect an external accurate reference signal source, and then use the standardSet.CCCC

17.1 ADC Related registers

symbol	symbol description		Bit address and symbol								Reset value
symuon description			B7	B6	B5	B4	B3	B2	B1	B0	
ADC_CONTR	Control register ADC	всн	ADC_POWER ADC_STAR		ADC_FLAG ADC_EPWMT		ADC_CHS[3:0]			000x,0000	
ADC_RES	ADC Conversion result, high register	BDH									0000,0000
ADC_RESL	, conversion result, low register	BEH								0000,0000	
ADCCFG	ADC Configuration register	DEH	-	÷	RESFMT	1.		SPEED[3:0]			xx0x,0000

symbol	description	address				Bit addres	ss and symbol				Reset value
Symbol			В7	B6	B5	B4	B3	B2	B1	BO	
ADCTIM	ADC Timing control register	FEA8H CSSETU	je d	CSHOLD[1:0]		SMPDUTY[4:0]			0010,1010		

trigger ADC

control

17.1.1 ADC Control register (ADC CONTR) , PWM

address В3 В0 symbol В5 В4 B1 B2 B7 B6 BCH ADC START ADC FLAG ADC EPWMT ADC_CHS[3:0] ADC CONTR ADC POWER Power control bit ADC POWER :

ADC POWER CONTROL

0: Closed Rever supply

1: Open power supply.

It is recommended to enter the idle mode and powerwer to reduce power consumption

mode before Pay special attention :

_{MCU1}, Gilfernal ADC After the module power is turned dris, you freed to wait for about C Stable power supply it and the BC let it gork ;

? Appropriately lengthen the sampling time of the external The charging or discharging time of the internal sample-and-hold capac signal, that is, the internal potential is equal to the external potential.

Even if 1: Static conversion^{ADC0}, The hardware automatically clears this bit to zero after the conversion is complete.

ADC_FLAG : ADC Conversion end flag. when ADC After completing a conversion, the hardware will automatically framsfer this location to Interrupt request. This flag must be cleared by software.

ADC_EPWMT: Enable Real-time trigger rounction. For details, pleaser adtention Timer chapter

ADC_CHS[3:0] : ADC Analog channel selection bit

(Note: Selected as ADC Input channel 1/0 Port, must be set PxM0/PxM1 The register/will If the port mode is set to high Resistance input mode. In addition, **Énter** power-down mode/After the clock stops vibration^{ADC} mode;**hastill**Ingedsneedde.sabled

PALE (Turn off the digital input channel to prevent the external analog input signal from rising or falling and generate additional power of

ADC_CHS[3:0]	channel ADC
0000	P1.0/ADC0
0001	P1.1/ADC1
0010	P1.2/ADC2
0011	P1.3/ADC3
0100	P1.4/ADC4
0101	P1.5/ADC5
0110	P1.6/ADC6
0111	P1.7/ADC7
1000	P2.0/ADC8
1001	P2.1/ADC9
1010	P2.4/ADC10
1011	P2.5/ADC11
1100	P2.6/ADC12
1101	P2.7/ADC13
1110	P3.7/ADC14
1111	Inside the test
	1.19V

- 608 -

17.1.2 ADC Configuration register



conversion result RESFMT=1

SPEED[3:01: Set up	Operating clock frequency { sysel/2/(speed+1) }
SPEED[5.0]	

SPEED[3:0]	give = _{ADC}	
0000	The operating cloc	k frequency AD
0001	SYSclk/2/1	and the second second
0010	SYSclk/2/2	-
	SYSclk/2/3	â
1101	SYSclk/2/14	ē
1110	SYSclk/2/15	÷.
1111	SYSclk/2/16	17

17.1.3 ADCConversion result register (ADC_RES /
ADC_RESL)ADC_RESL)

symbol	address	B7	В6	В5	B4	В3	B2	B1	B0
ADC_RES	BDH		-	<u>.</u>		_		·	-
ADC_RESL	BEH								

Please refer to the The bit conversion result will be automatically savet after the our Saveitheislatargpid ter, the result

current form@faCFG 10

Settings in the register. RESEMT

17.1.4 ADC Timing control register

symbol	address _{B7}			B5 B6	B4		B2 B3	B1	B0
ADCTIM	FEA8H _{CSSETUP}	2	CSHOLD[1:0	1		SMPD	UTY[4:0]	· · · · · ·	

CSSETUP :	ADC Channel selection time ₁ control
CSSETUP	Occupy Number of working clocks
0	ADC
1	1(Default value)

CSHOLD[1:0]: ADC Channel selection, hold time control

CSHOLD[1:0]	Occupy ADC Number of		
00	working clocks		
01	₂ (Default value)		
10	3		
11	4		

SMPDUTY[4:0] : ADC Analog signal sampling time: SMPDUTY

Must not be set less than 10B)

SMPDUTY[4:0]	Occupy ADC Number of
00000	working clocks
00001	2
	5
01010	11 (Default value)
11110	31
11111	32



SCAN

Related calculation formula 17.2 ADC

Speed calculation formula 17.2.1

ADC The conversion speed is determined by $_{\rm EED}$

and _{ADCTIM}

The registers are jointly controlled. The calculation formula for the

As shown below :

ADC

10bit	Conversion speed	MCU Operating frequency SYSclk
10	ADC COnversion speed	2×(SPEED[3:0] + 1)×[(CSSETUP + 1) + (CSHOLD + 1) + (SMPDUTY + 1) + 10]

attention :

bit 10	The speed cannot beshigher than ADC
SMPDUTY	It is recommended to set to The value cannot be less than the
CSSETUP	default value that can be used for power-up
CHOLD	You can use the default value for powelt impresemmented to set to

Conversion result calculation formula 17.2.2 ADC

tobit	Convorcion roculties		Input voltage of the converted channel $_{\rm V}$
10 01		×	MCU Operating voltage

Push backADC Input voltage calculation formula 17.2.3



Pushback working voltage calculation formula 17.2.4

	1024 ×	ADC Input voltage of the converted channel	Vin
		10 ^{bit} ADC	

- 612 -

17.3 10 bit ADC Static characteristics

symbol	description	Minimum value	Typical value	Maximum value	unit
RES	Resolution	-	10	-	Bits
E _T	overall error offset	-	1.3	3	LSB
Eo	error gain error differential	-	0.3	1	LSB
E _G	non-linearity error	-	0	1	LSB
E _D	integral non-linearity	-	0.7	1.5	LSB
E	error channel		1	2	LSB
AIN	equivalent resistance	· · · · ·	œ	-	ohm
R _{ESD}	Antistatic resistor connected in se	eries in front of th	1e ₇₀₀	-	ohm
C _{ADC}	sample-and-hold capacitor, intern	al sample-and-ho	ld capacitor 16.5	-	pF

Schoo

- 613 -

17.4 Sample program

17.4.1 ADC Basic operation (query method)

c Language code

The test operating frequency is

ADC_CONTR = 0.04; PC_RESL = 0.04; DC_RESL = 0.04; DCCFG = 0.04; SN7 - 0.04; Mr. - 0.04; SN7 - 0.04; Mr. - 0.04; SN7 - 0.04; Mr. - 0.04; Mr. - 0.04; Mr. - 0.05; Mr. - 0.04; Mr. -
ADC_CONTR - 0:0; VC_RS1 - 0:0; SV2 - 0:0; VC_RS1 - 0:0; VII 0:0;
ADC_CONTR - 0.4c; CL_RESL - 0.4c; SU1 - 0.4c; SU2 - 0.4c; SU2 - 0.4c; M1 - 0.52; M2 - 0.55; M3 - 0.55; M4 - 0.55; M3 - 0.55; M4 - 0.55; M4 - 0.55; M4 - 0.56; M4 -
DC,RSS - 0.bd; DC,RSSL - 0.bd; DC,CFG - 0.bd; sN7 - 0.bd; sN0 - 0.bd; M1 - 0.bd; M0 - 0.53; M1 - 0.53; M1 - 0.54; M0 - 0.54; M1 - 0.54; M2 - 0.54; M3 - 0.54; M4 - 0.54; M3 - 0.54; M4 - 0.54; M4 - 0.54;
PC_RSX. = 0xb; SV2 = 0xb; setDCIM = 0xb; M1 - 0xb; M1 = 0xb; M1
CCCG - 6xdr; SV2 - 0xdr; stDCTM - 0xdr; M0 - 0xd; M1 - 0xd; M2 - 0xd; M2 - 0xd; M2 - 0xd; M2 - 0xd; M3 - 0xd; M4 - 0xd; M5 - 0xd; M6
107111 - (basis) 11 - (basis) 10 - (basis) 11 - (basis) 12 - (basis) 13 - (basis) 14 - (basis) 15 - (basis) 16 - (basis) 17 - (basis) 18 - (basis) 19
ADCTIM = 0xb; ADCTIM Paraginate class what it excluss "physics" II = 0x3; III = 0x2; IIII = 0x2; IIII = 0x2; IIII = 0x2; IIII = <td< td=""></td<>
Consigned cha volatile xdata "(bdxfed)) - 0.91; - 0.92; 0 - 0.92; 0 - 0.93; 1 - 0.94; - 0.94; - 0 - 0.94; - 0.94; - 0 - 0.94; - 0.94; - 0 - 0.94; 1 - 0.94; 1 - 0.94; 1 - 0.94; 1 - 0.94; 1 - 0.94; 1 - 0.94; 1 - 0.94; 1 - 0.94; 1 - 0.94; 1 - 0.94; 1 - 0.94; 1 - 0.94; 1 - 0.94; 1 - 0.94; 1 - 0.94; 1 - 0.94; </td
- 0.91; - 0.92; - 0.93; - 0.94; - 0.95; - 0
10 - 0.51; 11 - 0.52; 10 - 0.53; 11 - 0.54; 10 - 0.54; 10 - 0.54; 10 - 0.54; 10 - 0.54; 10 - 0.54; 10 - 0.54; 10 - 0.54; 10 - 0.54; 10 - 0.54; 11 - 0.54; 10 - 0.54; 11 - 0.54; 12 - 0.54; 13 - 0.54; 14 - 0.54; 15 - 0.54; 16 - 0.54; 17 - 0.54; 18 - 0.54; 19 - 0.54; 19 - 0.54; 19 - 0.54; 19 - 0.54;
I = 0x92; I = 0x93; I = 0x94; I = 0x92; I = 0x24; I I I 0,00; I/MI = 0x00; I I I/MI = 0x00; I
P 0.0 - 0.00; P 0.0 - 0.0; P 0.0 - 0.00; P 0.0 - 0.00; P 0.0 - 0.00; P 0.0 -
= 0x94; = 0x96; = 0x96; = 0x62; = 0x64; = 0
0 - 6295; 11 - 6296; 12 - 6296; 14 - 6252; 16 - 6252; 17 - 6204; 18 - 6204; 19 - 6204; 10 - 6204; 10 - 6204; 10 - 6204; 100 - 6204; 110 - 6204; 1200 - 6204; 1200 - 6204; 1200 - 6204; 1200 - 6204; 1200 - 6204; 1200 - - 1200 - - 1200 - - 1200 - - 1200 - - 1200 - - 1200 - - 1200 - - 1200 - - <
= 0x96; $= 0xb1;$ $= 0xb2;$ $= 0xb4;$ $= 0xc4;$ $= 0xc4;$ $= 0xc4;$ $= 0xc6;$ $P0M0 = 0x00;$ $P0M1 = 0x00;$ $P1M0 = 0x00;$ $P1M1 = 0x00;$ $P2M1 = 0x00;$ $P3M0 = 0x00;$ $P3M0 = 0x00;$ $P3M0 = 0x00;$ $P3M1 = 0x00;$ $P3M0 = 0x00;$
= 0xb1; = 0xb2; = 0xb3; = 0xb4; = 0xc4; = 0
P = 0xb2; $= 0xb3;$ $= 0xb4;$ $= 0xc9;$ $= 0xca;$ $P0M0 = 0x00;$ $P0M0 = 0x00;$ $P1M0 = 0x00;$ $P1M1 = 0x00;$ $P2M0 = 0x00;$ $P2M0 = 0x00;$ $P2M0 = 0x00;$ $P2M0 = 0x00;$ $P3M1 = 0x00;$
II = 0xb3; II = 0xb4; II = 0xc9; III = 0xca; IIII = <td< td=""></td<>
= 0x54; $= 0xc;$ $= 0xc;$ $= 0xc;$ $n()$ $P0M0 = 0x00;$ $P0M1 = 0x00;$ $P1M0 = 0x00;$ $P1M1 = 0x00;$ $P1M1 = 0x00;$ $P2M0 = 0x00;$ $P2M0 = 0x00;$ $P3M1 =$
= bc; 1 = b
P = 0 x c a; $P = 0 x c a;$ $P = 0 x 0 a;$ $P = 0 x 0 a;$ $P = 0 x 0 a;$ $P = 1 M = 0 x 0 a;$ $P = 1 M = 0 x 0 a;$ $P = 2 M = 0 x 0;$ $P = 2 M = 0 x 0;$ $P = 2 M = 0 x 0;$ P
PoM0 = 0x00; PoM1 = 0x00; PiM0 = 0x00; PiM1 = 0x00; PiM1 = 0x00; P2M0 = 0x00; P2M1 = 0x00; P3M1 = 0x00; P3M1 = 0x00; P4M1 = 0x00; P4M1 = 0x00; P5M0 = 0x00; P5M0 = 0x00; P5M1 = 0x00; P5M1 = 0x00; P5M0 = 0x00;
P0M0 = 0x00; P0M1 = 0x00; P1M0 = 0x00; P1M1 = 0x00; P2M0 = 0x00; P2M1 = 0x00; P3M0 = 0x00; P3M1 = 0x00; P4M1 = 0x00; P4M1 = 0x00; P5M0 = 0x00; P5
P0M0 = 0x00; P0M1 = 0x00; P1M0 = 0x00; P1M1 = 0x00; P2M0 = 0x00; P3M0 = 0x00; P3M0 = 0x00; P4M0 = 0x00; P4M1 = 0x00; P5M0 = 0x00; P5M0 = 0x00; P5M1 = 0x00; P5M1 = 0x00;
P0M0 = 0x00; P0M1 = 0x00; P1M0 = 0x00; P2M0 = 0x00; P2M1 = 0x00; P3M0 = 0x00; P3M1 = 0x00; P4M0 = 0x00; P5M0 = 0x00; P1M0 = 0x00;
P0M1 = 0x00; P1M0 = 0x00; P1M1 = 0x00; P2M0 = 0x00; P3M0 = 0x00; P3M1 = 0x00; P4M1 = 0x00; P5M0 = 0x00; P5M1 = 0x00; P5M0 = 0x00; P5M1 = 0x00; P1M0 = 0x00;
P1M0 = 0x00; $P1M1 = 0x00;$ $P2M0 = 0x00;$ $P2M1 = 0x00;$ $P3M0 = 0x00;$ $P3M1 = 0x00;$ $P4M0 = 0x00;$ $P4M1 = 0x00;$ $P5M0 = 0x00;$ $P5M1 = 0x00;$ $P5M1 = 0x00;$ $P5M1 = 0x00;$ $P5M1 = 0x00;$
P1M1 = 0x00; P2M0 = 0x00; P2M1 = 0x00; P3M0 = 0x00; P4M0 = 0x00; P4M1 = 0x00; P5M0 = 0x00; P5M1 = 0x00; P5M1 = 0x00; P1M0 = 0x00;
P2M0 = 0x00; $P2M1 = 0x00;$ $P3M0 = 0x00;$ $P3M1 = 0x00;$ $P4M0 = 0x00;$ $P4M1 = 0x00;$ $P5M0 = 0x00;$ $P5M0 = 0x00;$ $P5M1 = 0x00;$ $P5M0 = 0x00;$ $P5M0 = 0x00;$ $P5M0 = 0x00;$ $P1M0 = 0x00;$ $P1M0 = 0x00;$ $P1M0 = 0x00;$ $P1M0 = 0x00;$
P2MI = 0x00; $P3M0 = 0x00;$ $P3M1 = 0x00;$ $P4M0 = 0x00;$ $P4M1 = 0x00;$ $P5M0 = 0x00;$ $P5M1 = 0x00;$ $P5M1 = 0x00;$ $P1M0 = 0x00;$ $P1M0 = 0x00;$
P3M0 = 0x00; P3M1 = 0x00; P4M0 = 0x00; P4M1 = 0x00; P5M0 = 0x00; P5M1 = 0x00; P1M0 = 0x00; P1M0 = 0x00;
P3M1 = 0x00; P4M0 = 0x00; P4M1 = 0x00; P5M0 = 0x00; P5M1 = 0x00; P1M0 = 0x00; P1M0 = 0x00;
P4M0 = 0x00; P4M1 = 0x00; P5M0 = 0x00; P5M1 = 0x00; P1M0 = 0x00;
P4M1 = 0x00; P5M0 = 0x00; P5M1 = 0x00; P1M0 = 0x00; P1M0 = 0x00;
P5M0 = 0x00; P5M1 = 0x00; P1M0 = 0x00;
<i>P5M1 = 0x00;</i> <i>P1M0 = 0x00;</i>
PIM0 = 0x00;
Set up and for and the
PIMI = 0x01;
$P_SW2 \models 0x80;$
ADCTIM = 0x3f;
P_SW2 &= 0x7f; //Set up ADC Internal ti
$ADCCFG = \theta x \theta f;$
/Set up ADC The clock
ADC_CONTR = 0x80; //Enable ADC module

- 614 -

STC12H	Series of technical marQfailsial websitev.STCAL.com	Car gauge _{MCU} Design company	Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
08 	$ADC CONTR \models 0 \times 40$	Start AD	convert	
		"		
	nop();			
	nop();			
	while (! (ADC_CONTR & 0x20));		Completion mark //query	ADC
	$ADC_CONTR \&= \sim \theta x 2 \theta;$	Clearanc	e completion mark	
	$P2 = ADC_RES;$	//read AD	c result	

Assembly code

; 110 1001 0001 0001	11.0592MHz	
ADC_CONTR	DATA	0BCH
ADC_RES	DATA	0BDH
ADC_RESL	DATA	0BEH
ADCCFG	DATA	0DEH
D CU/2	D.(T.(00 HT
P_SW2	DAIA XDATA	0DAII 0FF48H
P1M1	DATA	091H
P1M0	DATA	092H
P0M1	DATA	093H
РОМО	DATA	094H
P2M1	DATA	095H
Р2М0	DATA	096H
P3M1	DATA	0B1H
<i>P3M0</i>	DATA	0B2H
P4M1	DATA	0B3H
P4M0	DATA	0B4H
P5M1	DATA	ОС9Н
P5M0	DATA	0CAH
	URG	
	LJMF	
	ORG	0100H
MAIN:		
	MOV	SP, #5FH
	MOV	P0M0, #00H
	MOV	P0M1, #00H
	MOV	P1M0, #00H
	MOV	P1M1, #00H
	MOV	P2M0, #00H
	MOV	P2M1, #00H
	MOV	<i>P3M0, #00H</i>
	MOV	P3M1, #00H
	MOV	P4M0, #00H
	MOV	P4M1, #00H
	MOV	P5M0, #00H
	MOV	P5M1, #00H
		Catum far mauth
	MOV	PIM0,#00H ;Set up PI.0 for ADC mouth
	MOV	P1M1,#01H
	MOV	P_SW2,#80H
	MOV	DPTR,#ADCTIM ;Set up ADC Internal timing
	MOV	A,#3FH
	MOVX	@DPTR,A

STC12H	Series of technical marQfáilsi	al websitev.STCAL.com	Car gauge MCU Design company	Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
	MOV	P_SW2,#00H			
	MOV	ADCCFG,#0FH	,Set up _{ADC}	The clock is the syster	n clock
	MOV	ADC_CONTR,#80H	;Enable _{ADC}	module	/ 2/10
LOOP:					
	ORL	ADC_CONTR,#40H	,Start AD	convert	
	NOP				
	NOP				
	MOV	A,ADC_CONTR	,query ADC	Completion mark	
	JNB	ACC. 5,8-2			
	ANL	ADC CONTR,#NOT 20H	Clearance	e completion mark	
	ΜΟΥ	P2,ADC_RES	,read _{ADC}	result	
	SJMP	LOOP			
	END				

17.4.2 ADC Basic operation (interrupt mode)

c Language code

The test operating frequency is

#include "	'reg51. h''		
#include "	'intrins. h"		
sfr	ADC_CONTR	=	0xbc:
sfr ADC_H	RES	=	0xbd;
sfr ADC_k	RESL	=	0xbe;
sfr ADCCI	FG	=	Oxde;
of D SW1	,		
sji 1_3//2	•	=	0xba;
#define Al	DCTIM		(*(unsigned char volatile xdata *)0xfea8)
sbit EADC	2		
sfr P1M1		=	IE^5;
sfr P1M0			
sfr P0M1		=	0x91;
sfr P0M0		=	<i>0x92;</i>
sfr P2M1		=	0x93;
		=	0x94;
sfr P2M0		=	0x95;
sfr P3M1		=	0x96;
sfr P3M0		=	0xb1;
sfr P4M1		=	0xb2;
sfr P4M0		=	0xb3;
sfr P5M1		=	0x04;
		_	Oxce;
sjr P5M0		-	uxcu;
void ADC_	_Isr() interrupt 5		
1			
	$ADC_CONTR \&= \sim 0x20;$		"Clear interrupt sign
	$P2 = ADC_RES;$,/read result₄DC
	$ADC_CONTR \models 0x40;$		/continue convert
1			
void main(0		
{			

35		
	P0M0 = 0x00;	
	<i>P0M1 = 0x00;</i>	
	P1M0 = 0x00;	
	P1M1 = 0x00;	
	P2M0 = 0x00;	
	<i>P2M1 = 0x00;</i>	
	P3M0 = 0x00;	
	P3M1 = 0x00;	
	P4M0 = 0x00;	
	P4M1 = 0x00;	
	P5M0 = 0x00;	
	P5M1 = 0x00;	
	P1M0 = 0x00;	
	<i>P1M1</i> = 0x01;	//Set up PI.0 for ADC mouth
	$P_SW2 \models \theta x \theta \theta;$	
	$ADCTIM = \theta x 3f;$	
	$P_SW2 \&= 0x7f;$	^{//Set up} ADC Internal timing
	$ADCCFG = \theta x \theta f;$	
		// ^{Set up} The clock is the system clock/2/16
	<i>ADC_CONTR</i> = 0x80;	//EnableADC module ADC
	<i>EADC</i> = <i>1</i> ;	//Enable interrupt
	EA = 1;	
	$ADC_CONTR \models \theta x 4 \theta;$	//Start AD convert
3	while (1);	
i —		

Assembly code

P5M1

P5M0

DATA

DATA

ine test ope	rating frequency i	5	
	D (77)		
ADC_CONTR	DATA	OBCH	
ADC_RES	DATA	0BDH	
ADC_RESL	DATA	0BEH	
ADCCFG	DATA	0DEH	
P_SW2	DATA	0BAH	
ADCTIM	XDATA	0FEA8H	
EADC	BIT	IE 5	
P1M1	DATA	091H	
P1M0	DATA	<i>092H</i>	
P0M1	DATA	093H	
P0M0	DATA	094H	
P2M1	DATA	095H	
P2M0	DATA	096H	
P3M1	DATA	0B1H	
<i>P3M0</i>	DATA	0B2H	
P4M1	DATA	0B3H	
P4M0	DATA	0B4H	

ORG 0000H LJMP MAIN ORG 002BH LJMP ADCISR

0С9Н

0CAH

NACESON NAC	STC12H	Series of technical marQfails al website.stCALcom		Car gauge MCU Design company	Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
ACCE ACCE ACC CONTRAINT ANA		ORG	0100H			
 	ADCISR:	UNU UNU	010011			
ANDY PLACES control result of control of the system clock, 2019 ANDY PLACES control of the system clock, 2019 ANDY STATUS ANDY STATUS AND AND AND AND		1977	ADC. CONTRUSION AND	Clearan	ce completion mark	
NAME IN CONTRACT AND		ANL	ADC_CONTR,#NOT 20H	, orear an		
ALT ALL ALT ALL ALT ALT ALT ALT ALT ALT		MOV	P2,ADC_RES	,reau	resultabl	
NATS AUX: NOV SP SFI NOV <t< td=""><td></td><td>DETI</td><td>ADC_CONTR,#40H</td><td>;•••••••</td><td>given</td><td></td></t<>		DETI	ADC_CONTR,#40H	;•••••••	given	
NUM: NP Staff NOP NUM, 4001 NOP Staff NOP		KETI				
NOPSet UPNOPPARA SERVALNOPPARA SERVAL <td>MAIN:</td> <td></td> <td></td> <td></td> <td></td> <td></td>	MAIN:					
NOV PMA.9897 NOV PMA.9974 NOV PMA.9974 NOV PMFA.9074 NOV PMFA.9074 NOV PMFA.9074 NOV PMFA.9074 NOV PMA.9074 NOV PMA.9074		MOV	SP. #5FH			
Norm Norm Norm		MOV	P0M0, #00H			
Nor FMAR, MMI NOV PMAR, MMI NOV PMAR, MMI NOV Set up ADC Internal timing NOV ADCCONTR.MMI Set up The clock is the system clock. NOV ADCCONTR.MMI Fmake SET P Contract. Fmake NOV ADCCONTR.MMI Set up Convert SET P <td< td=""><td></td><td>MOV</td><td>P0M1 #00H</td><td></td><td></td><td></td></td<>		MOV	P0M1 #00H			
NOV PIML 6007 ST2.0007 PIML 6007 PIML 6007 PIML 6007 <tr< td=""><td></td><td>MOV</td><td>P1M0 #00H</td><td></td><td></td><td></td></tr<>		MOV	P1M0 #00H			
Nov P204, 0001 NOV AB2774 NOV ACCCONTRAUNI SET0 E4 NOV ACCONTRAUNI SET0 E4		MOV	P1M1 #00H			
Nov P244, 6604 NOV P244, 6604		MOV	P2M0 #00H			
Nor PSN0,0001 NOV PSN0,0001 STR EADC STR EA NOV PSN0,0001 STR EA NOV		MOV	P2M1, #00H			
NOV PMA, MAI NOV MAI		MOV	P3M0, #00H			
NOV PAM. #00/ MOV PAM. #00/ NOV PAM. #00/ NOV PAM. #00/ NOV PAM. #00/ NOV PAM. #00/ NOV PAM. #0/ NOV PAM. #0/ NOV PAM. ************************************		MOV	P3M1, #00H			
NUT PSN0. WALK NUT PSN0. WOUL NUT PSN0. WOUL		MOV	P4M0, #00H			
MOV PSML, WHT MOV PSML, WHT MOV PSML, WHT MOV PIML, WHT MOV PIML, WHT MOV PIML, WHT MOV PSML, WHT MOV PSML, WHT MOV DPTR.A MOV ARSTH MOV ARSTH MOV ARSTH MOV PSML, WHT MOV ARSTH MOV ARS		MOV	P4M1, #00H			
NOV PSNI, WOH NOV PINI, WOH NOV PINI, WOH NOV PINI, WOH NOV PINI, WOH NOV PSNI, WOH NOV PSNI, WOH NOV PSNI, WOH NOV ASFH NOV ASFH NOV PSNI, WOH NOV PSNI, WOH N		MOV	P5M0, #00H			
NOV PIM0,0001 Set up PL0 for ADC mouth NOV PIM1,8011		MOV	P5M1, #00H			
NOV PIM0#00000000000000000000000000000000000						
MOV PMM,#001 perfug PL0 NOUT PL0 NOUT MOV P_SW2,#601 P_SW2,#601 P_SW2,#601 MOV PTR,#ADCTIM Set up ADC Internal timing MOV AJSFH P_SW2,#001 P_SW2,#001 MOV QDPTR,4 Set up ADC Internal timing MOV AJSCFG,#0FH Set up The clock is the system clock,2216 MOV ADC_CONTR,#60H P_Sm2,module.4DC SETB EADC P_Sm2,#001 SETB EADC Start AD convert				Cotup	tor the mouth	
MOV PLSUE FOR CONTRAGEN FOR CO		MOV	P1M0,#00H	,set up p	1.0 TOF ADC MOULD	
MOV P_SN2,NOH MOV APTR,ADCTIMStup ADC Internal timing MOV A_NSTH MOV APTR,A MOV P_SV2,NOH MOV P_SV2,NOH MOV ADCCFG,NOFHStup The clock is the system clock,22/16 MOV ADC_CONTR,480HStup The clock is the system clock,22/16 MOV ADC_CONTR,480HStatStatADC module.4DC SETB EA ADC_CONTR,440HStatADC convert SSMP S		MOV	<i>P1M1,#01H</i>			
MOV DPTR.4.ADCTIM .Set up ADC Internal timing MOV A#3FH MOVX @DPTR.4 MOV @DPTR.4 MOV P.SW2,#00H MOV .Set up The clock is the system clock./2/16 MOV .Set up The clock is the system clock./2/16 MOV .Set up The clock is the system clock./2/16 MOV .Set up The clock is the system clock./2/16 MOV .Set up The clock is the system clock./2/16 MOV .Set up The clock is the system clock./2/16 MOV .Set up The clock is the system clock./2/16 MOV .Set up The clock is the system clock./2/16 MOV .Set up The clock is the system clock./2/16 MOV .Set up The clock is the system clock./2/16 MOV .Set up The clock is the system clock./2/16 MOV .Set up The clock is the system clock./2/16 MOV .Set up The clock is the system clock./2/16 MOV .Set up The clock is the system clock./2/16 MOV .Set up The clock is the system clock./2/16 MOV .Set up The clock is the system clock./2/16 Set up The clock is the system clock./2/16		MOV	P_SW2,#80H			
MOV A#3FH MOVX @DPTR.A MOV P_SV2.400H MOV ADCCFG.#0FH MOV ADC_CONTR.#80H LADC EADC SETB EA ORL ADCONTR.#40H SETB Start SMP S EA Start SMP S		MOV	DPTR,#ADCTIM	,Set up A	pc Internal timing	
MOVX @PPTA MOV P_SW2,#00H MOV ADCCFG,#0FH Set up The clock is the system clock,_2/16 MOV ADCCONTR,#80H EADC EADC SETB EA ORL ADC_CONTR,#40H ADC_CONTR,#40H SAMP Set up The clock is the system clock,_2/16 ADC module ADC interrupt Start AD convert		MOV	A,#3FH			
MOV P_SW2,400H MOV ADCCFG,#0FH ,Set up The clock is the system clock,2716 MOV		MOVX	@DPTR,A			
MOV ADCCFG,#0FH Set up The clock is the system clock,/2/16 MOV ADC_CONTR,#80H Enable		MOV	P_SW2,#00H			
MOV ADC_CONTR,#80H Enable ADC SETB EADC SETB EA ORL ADC_CONTR,#40H SJMP S		MOV	ADCCFG,#0FH	,Set up	he clock is the system clock	(2/16
SETB EADC Enable Enable SETB EA ORL ADC_CONTR.#40H Start AD SJMP S		MOV	ADC_CONTR,#80H	,Enable	_{DC} moduleADC	
SETB EA ORL ADC_CONTR.#40H SJMP S		SETB	EADC	Enable jŋ	jerrupt	
ORL ADC_CONTR.#40H ,Start AD convert		SETB	EA			
SJMP S		ORL	ADC_CONTR,#40H	,Start Al	o convert	
SJMP S END						
END		SJMP	s			
END						
		END				

17.4.3 format ADC Conversion result

$\rm c$ $\,$ Language code

The test operating frequency is

#include "reg51. h"			
#include "intrins. h	"		
sfr	ADC_CONTR	=	0xbc;
sfr ADC_RES		=	0xbd;
		=	0xbe;
sfr ADC_RESL		=	0xde;
sfr ADCCFG			
sfr P_SW2		=	0xba;
#define ADCTIM			(*(unsigned char volatile xdata *)0xfea8)
sfr P1M1		_	0x91;

Shenzhen Guoxin Artificial Intelligence Coopilatic distributor phone:numbers

Car gauge MCU Design company

Technical support

Selection consultant 13922805190

sfr	P1M0	=	0x92;
sfr	P0M1	=	0x93;
sfr	РОМО	=	0x94;
sfr	P2M1	=	0x95;
sfr	P2M0	=	0x96;
sfr	P3M1	=	0xb1;
sfr	P3M0	=	0xb2;
sfr	P4M1	=	0xb3;
sfr	P4M0	=	0xb4;
sfr	P5M1	=	0xc9;
sfr	P5M0	=	0xca;

void main()



Assembly code

The test operating frequency is

ADC_CONTR	DATA	0BCH
ADC_RES	DATA	0BDH
ADC_RESL	DATA	0BEH
ADCCFG	DATA	0DEH

Shenzhen Guoxin Artificial Intelligence Coontastic distributor phone numbers

Car gauge MCU Design company

Technical support 19864585985

Selection consultant 13922805190

P_SW2	DATA	0BAH	
ADCTIM	XDATA	0FEA8H	
P1M1	DATA	091H	
P1M0	DATA	092H	
P0M1	DATA	093H	
РОМО	DATA	094H	
P2M1	DATA	095H	
P2140	DITI	0000	
P2M0	DAIA	09611	
P3M1	DATA	0B1H	
<i>P3M0</i>	DATA	0B2H	
P4M1	DATA	0B3H	
P4M0	DATA	0B4H	
P5M1	DATA	0C9H	
BEMO	DATA	0641	
1 3/10	DAIA	o(All	
	ORG	0000H	
	LJMP	MAIN	
	ORG	0100H	
MAIN			
	MOV	SP, #5FH	
	MOV	P0M0, #00H	
	MOV	<i>P0M1</i> , #00H	
	MOV	P1M0. #00H	
	MOV	P1M1 #00H	
	MOV		
	MOV	P2M0, #00H	
	MOV	P2M1, #00H	
	MOV	P3M0, #00H	
	MOV	P3M1, #00H	
	MOV	P4M0, #00H	
	MOV	P4M1 #00H	
	MOV	P5M0, #00H	
	MOV	<i>P5M1, #00H</i>	
	MOV	P1M0,#00H	,Set up PI.0 for ADC mouth
	MOV	P1M1,#01H	
	MOV	P SW2,#80H	
	MOV	DPTP #4DCTIM	Set up (DC Internal timing
	MOV		; or up and internal tinning
	MOV	A,#3FH	
	MOVX	@DPTR,A	
	MOV	<i>P_SW2,#00H</i>	
	MOV	ADCCFG,#0FH	Set up the clock is the systemSystem clock
	MOV		Enable (DC) module
		ADC_CONTR,#80H	; ADC module
	ORL	ADC_CONTR,#40H	,Start _{AD} convert
	NOP		
	NOR		
	NOP		
	MOV	A,ADC_CONTR	^{,query} ADC Completion mark
	JNB	ACC. 5,8-2	
	ANL	ADC_CONTR,#NOT 20H	Clearance completion mark
			;
			Set the result to the left to align
	MOV	ADCCFG,#00H	
	MOV	A,ADC_RES	storage \mathcal{ADC} of $_{8}$ The high position of the bit result $_{10}$
	MOV	B,ADC_RESL	;B[7:6] ^{storage} ADC of 2 The low position of the 人体 Pesult @
			Min
			Set the result to
, ,	MOV	ADCCFG,#20H	
;	MOV	A,ADC_RES	the right $_{;A/3:0]}$ storage $_{ADC}^{Of}$ ¹⁰ ₂ The high position of the bit result $_{,A/7:2}$ for

- 620 -

STC12H	Series of technical mar Qfails ial	websitev.STCAL.com	Car gauge MCU Design company	Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant
;	MOV	B,ADC_RESL	; _B storag	ADC of 10 8 The low posit	ion of the bit result
	SJMP	\$			
	END				

The first Channel measurement of external voltage or battery voltage use 17.4.4 ADC

Language codec

series _{ADC} The first 15 The channel is used to measure the internal reference signal source. Since the internal reference signal STC12H And it will not change with the change of the operating voltage of the chip, so the extermeter to the signal source, and then pass voltage or external battery voltage can be reversed by measuring the internal value.

The test operating frequency	/ İs				
#include "reg51. h"					
#include "intrins. h"					
#define FOSC	11059200UL				
#define BRT	(65536 - FOSC / 115200 / 4)				
sfr AUXR					
sfr ADC_CONTR	= 0x8e;				
sfr ADC_RES	= 0xhc:				
sfr ADC_RESL	= 0xbd;				
sfr ADCCFG	= $0xbe;$				
sfr P_SW2	= $0xde;$				
#define ADCTIM					
sfr P1M1	– oxou, (*(unsigned char volatile xdata *)0xfea8)				
sfr P1M0					
sfr P0M1	$=$ $\theta x g I;$				
sfr P0M0	= $0x92;$				
sfr P2M1	= 0x93;				
sfr P2M0	= 0x95;				
sfr P3M1	$=$ $\theta x 96;$				
sfr P3M0	= 0xbl;				
sfr P4M1	= 0xb2; $= 0xb3:$				
sfr P4M0	= 0xb4;				
sfr P5M1	= 0xc9;				
sfr P5M0	$=$ $\theta x ca;$				
int *BGV;					
	✓ The internal reference signal source value is stored in				
	//idata or EFH Address stores high bytes //idata The Address is				
	The voltage unit is millivolt				
bit busy;	// - (mv)				
void UartIsr() interrupt 4					
i if (TI)					
1					
TI = 0;					
busy = 0;					
Shenzhen Guoxin Artificial Intelliger	nce Co., Ltd.				
	Domestic distributor phone numbers Go to the pure technology exchange forum - 621 -				
1					
-------------	---	-------------------------------------	------------	--	---------
if (RI)					
1	$\mathcal{P}I = 0$.				
	ли о, }				
1					
void Uart	Init()				
1					
	500N - 4-54				
	SCON = 0x50; $TMOD = 0x00;$				
	TL1 = BRT;				
	TH1 = BRT >> 8;				
	<i>TR1</i> = 1;				
	AUXR = 0x40; busy = 0:				
1	<i></i> , ,				
,					
void Uart	Send(char dat)				
(
	while (busy);				
	busy = 1;				
	SDUP – uui;				
,					
void ADC	Init()				
(
	$P_SW2 \models \theta x 8\theta;$				
	ADCTIM = 0x3f; $P SW2 = 0x7f;$		Set up ADC	Internal timing	
	<u></u>				
	ADCCFG = 0x2f;		Set up ADC	The clock is the system clock 2016	
	$ADC_CONTR = \theta x \delta f;$		Enable ADC	Module and select the first	
1					
	ADCRead()				
int{int res	ų.				
	$ADC_CONTR \models \theta x 4 \theta;$		/Start AD	convert	
	nop(); nop_();				
	while (1 (ADC CONTR & 0x20))			Completion mark /query ADC	
	$ADC_CONTR \& = \sim 0x20;$		Clearance	completion mark	
	<i>res</i> = (<i>ADC_RES</i> << 8) <i>ADC_RESL</i> ;		//read ADC	result	
	return res;				
/					
void main	0				
1					
	int res;				
	int vec;				
	ш (;				
DOMO	1				
PUMU = 0	1. oo.				
P1M0 = 0	x,)x00-				
P1M1 = 4)x00:				
Shenz	hen Guoxin Artificial Intelligence	+ Co., Ltd.			
		Domestic distributor phone: numbers		Go to the pure technology exchange forum	- 622 -

STC12H	Series of technical martificial websitev.STCAL.com	Car gauge Design company	Echnical support 19864585985	Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
7:				
	P2M0 = 0x00;			
	$P2MI = \theta x \theta \theta;$			
	P3M0 = 0x00;			
	P3M1 = 0x00;			
	P4M0 = 0x00;			
	P4M1 = 0x00;			
	P5M0 = 0x00;			
	P5M1 = 0x00;			
	BGV = (int idata *)0xef;			
	ADCInit();	i	nitialize #ADC	
	UartInit();	"Serial p	ort initialization	
		//		
	<i>ES</i> = <i>I</i> ;			
	EA = 1;			
//	ADCRead();			
//	ADCRead();	∥ The fir	st two data are recomme	ended to be discarded
	res = 0;			
	for (i=0; i<8; i++)			
	{	Pood d	ata	
	<pre>rest-ADCReau(); }</pre>	/nead u	ala	
	res >>= 3;	Talka Ala		
			e average	
	vcc = (int)(4096L * *BGV / res);	Algonet A	Magacalculation VREF	The pin voltage is the battery voltag
//	vcc = (int)(1024L * *BGV / res);	<i>Attentio</i>	offer algorithm VREF	The pin voltage is the battery voltage
		calculati	^{ion} The unit of this voltag	ge is millivolt _{(mV) //}
	UartSend(vcc >> 8);	Output	voltage value to serial p	ort
	UartSend(vcc);	"		
	while (1);			
1				
		and the second sec		

The above method is The channel pushes back the voltage¹ of the **VeixbenrtalebattesyulenbedTintarga**, measurement of to use voltage all because value is proportional to¹⁵. So you can also use the **Tiestham** less back the input voltage of the The measured value of the voltage of the intermal reflectencel signed iscussion and the input voltage of the external channel is ADC res. *res the input voltage of the external channel .;

17.4.5 ADC Do capacitive touch buttons

Buttons are one of the most commonly used parts of circuits and an important input method for human-machine interfaces. We are most familiar with mechanical, buttoos) to use interfaces. We are no mechanical contacts, long life and easy to use.

There are a variety of options fo**Capaecitivntaxet**nsor buttons are a low-cost station years ago, special ^{IC} To achieve , buttons, with The strengthening of functions, as well as the practical experience wether decisionally gy finds and king be passibly discutted or buttons is ma The most typical and reliable of them is the trace patence

	This document details the ଔଷ	The series	MCU	To do the plan, you can use any b elltC	Functional MCU	Come on
now.	The previous figure below is the mo	st used	method.	. The principle is the saffict This article	uses the first	



 $Car gauge_{MCU}$ Design company

Technical support 198645859

Selection consultant 13922805190

STC12H

Series of technical mar@failsial websitev.STCALcom



In general, in practical applications, **diagramscate nusped**ing shown is used to increase the area of the finger press. An equivalent piece of It belongs to the board, and there is a capacitor CP to ground, and after the finger is pressed, a capacitor CF to ground is connected in parallel, as shown



The following is a description of the circuit diagram. CP is the metal plate and the distributed capacitor, and CF is the finger capacitor. It is connected in parallel wit voltage of the input 300KHZ square wave. After D1 is rectified, R2 and C2 are filtered and sent to the ADC. When the finger is pressed up, the voltage sent to the ADC is redetect it. Press the button to act.



$\rm c$ $\,$ Language code

The test operating frequency is

#inciuae "reg51. n"					
#include "intrins. h	"				
#define MAIN_Fos	2	2400000	10UL	// De	fine the master clock
#define	Timer0_Reload (65536UL -(M.	AIN_Fosc	/ 600000))	//Timer	 Reload value, corresponding to
typedef					,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
typedef	unsigned char	u8;			
typedef	unsigned int	u16;			
sfr P0M1	unsigned long	u32;			
sfr P0M0					
sfr P1M1		=	0x93;		
sfr P1M0		=	0x94;		
-6- P2M1		_	0x91; 0x92:		
sjr F2M1		=	0x95;		
sfr P2M0		=	0x96;		
sfr P3M1		=	0xb1;		
sfr P3M0		=	0xb2;		
sfr P4M1		=	0xb3;		
sfr P4M0		=	0xb4;		
sfr P5M1		_	uxcy;		
sfr P5M0			u,		
sfr ADC_CONTR					
sfr ADC_RES		=	0xBC;	with	series
sfr ADC_RESL		-	0xBD;	with	AD
sfr AUXR		_	0x8E:		All too
sfr AUXR2		=	0x8F;		
#define CHANNEL					
#define ADC 90T		8		//ADC	Number of
#ucjine /IDC_/01		(3<<5)		//ADC	channels
#define ADC_1801		(2<<5)		//ADC	time
#define ADC_360T		(1<<5)		//ADC	360T
#define ADC_540T		0		//ADC	朝田6 540T
#define ADC_FLAC	7	(1<<4)		Sof	tware clearance
#define ADC_STAR	Τ	(1<<3)		Auto	matic clearance
sbit P_LED7					
		=	P2^7;		

#include "reg51. h"

 $P2M\theta = \theta x \theta \theta;$ P2M1 = 0x00;P3M0 = 0x00;P3M1 = 0x00;P4M0 = 0x00;P4M1 = 0x00;P5M0 = 0x00; $P5M1 = \theta x \theta \theta;$ delay_ms(50); $ET\theta = \theta;$

 $TR\theta = \theta;$ $AUXR \models \theta x 8\theta;$

 $AUXR2 \models 0x01;$

TH0 = (*u8*)(*Timer0_Reload* >> 8); TL0 = (u8)Timer0_Reload;

for (i=0; i<TOUCH_CHANNEL; i++)

delay_ms(50);

TMOD = 0;

 $TR\theta = 1;$ ADC_init();

1

} cnt_250ms = 0; while (1) {

delay_ms(50);

adc_prev[i] = 1023; TouchZero[i] = 1023; TouchZeroCnt[i] = 0; Technical support

sbit	P_LED6	=	P2^6;	
sbit	P_LED5	=	P2^5;	
sbit	P_LED4	=	P2^4;	
sbit	P_LED3	=	P2^3;	
sbit	P_LED2	=	P2^2;	
sbit	P_LED1	=	P2^1;	
sbit	P_LED0	=	P2^0;	
u16 idata ad	CITOUCH CHANNELI:			current valueADC
u16 idata ad	c prev[TOUCH CHANNEL];			Previous ADC
u 16 i data Ta	ushZana/TOUCH_CHANNEL	1.		Point
u 10 iuuiu 10 u8 idata Tou	chZeroCutITOUCH_CHANNEL	; F .		value Automatic tra
u8 cnt 250n	15:	52],		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
usid dalam u				
vola aelay_n	is(uo ms);			
void ADC_in	uit(void);			
u16 Get_AD	C10bitResult(u8 channel);			
void AutoZei	ro(void);			
u8 check_ad	lc(u8 index);			
void ShowLl	ED(void);			
void main(vo	pid)			
{				
u	8 i;			
Р	POM0 = 0x00;			
Р	POM1 = 0x00;			
Р	P1M0 = 0x00;			
Р	P1M1 = 0x00;			

king and counting of points

Every onserin a wpłocess a button once

*"*initialize

//ADC

//Timer0 set as 1T mode

Timer0

Allow output clock

initialize

//Timer0 set as Timer, 16 bits Auto Reload.

Output one^{300KHZ}

50ms // Delayed initialization point and previous

 ${\scriptstyle /\!/}$ value and point automatic tracking count ${\scriptstyle_{\it 0} {\scriptstyle_{\it 0}}}$

clock

- 626 -

	ShowLED();	
	if (++cnt_250ms >= 5)	
	1	
	$cnt_250ms=0;$	
	AutoZero();	/Every ongoin a whilautomatic tracking of processing one-time points
1		
1		
void delay_ms(u8	ms)	
1		
unsian	ed int is	
do (
l l		
i = MA	IN_Fosc / 13000;	
while(-	- <i>U</i> ; (ms):	
y white	ms),	
}.		
void ADC_init(voi	<i>d</i>)	
(
<i>P1M0</i> =	= <i>0x00</i> ;	//8 road _{ADC}
P1M1 =	= 0xff;	
ADC_C	$CONTR = \theta_X 8 \theta;$	//Allow ADC
}		
u16 Get_ADC10bi	iResult(u8 channel)	
(
ADC_N	RES = 0;	
ADC_N	RESL = 0;	
ADC_C	CONTR = 0x80 ADC_90T ADC_START channel;	/trigger ADC
nop();	
while(($ADC_CONTR \& ADC_FLAG == 0$;	ADC//waiEnd of conversion
ADC_C	CONTR = 0x80;	"Clear flag
return(((u16)ADC_RES << 2) ((u16)ADC_RESL & 3));	//return _{ADC} result
)		
void AutoZero(voi	<i>d</i>)	//250ms Call once
		// This is detected using the sum of the absolute values of the differences between
1		
uR i-		
uo i, u16 j.k		
	STORE CHANTELIN	Process a channel
for(i=0	; INTOUCH_CHANNEL; I++)	
1	i = adelili	
	j = uacjų;	Subtract the
	$k = j - adc_prev[i];$	
	$F \theta = \theta;$	previous reading //press
	if(k & 0x8000) F0 = 1, k = 0 - k;	// Then find the difference between the two samples
	if(k >= 20)	//The change is relatively large
	TouchZeroCnt[i] = 0;	${\tilde{/}}$ If the change is relatively large, then clear the counter ${\tilde{v}}$
	if(F0) TouchZero[i] = j;	$^{\scriptscriptstyle /\!\!/}$ If it is released and the change is relatively large, then directly replace
	}	
	else	$^{\scriptscriptstyle /\!\!/}$ If the change is relatively small, then peristalsis, automatic point tracking ø

- 627 -

-

Technical support 19864585985

"Continuously detect smalliomangesseconds

[#] Press or release the judgment key There is return control

value Turn to press the key alue increase

 ${^{ratio}}_{\!\scriptscriptstyle /\!\!/} {^{\rm The}}$ value of the point is still small, it is considered a key release

✓ Slowly changing values as points₀

// Save the sampled value this time

∉ ____Get

Indicator light off

The indicator light is

on "Indicator light off

"The indicator light is

on Indicator light off

"The indicator light is on

Define the master clock

Go to the pure technology exchange forum

- 628 -

"Keep it in its original state

Key press

Key release

,Number of calls "Get touch information function some

{ if(++TouchZeroCnt[i] >= 20) TouchZeroCnt[i] = 0;

TouchZero[i] = adc_prev[i];

adc_prev[i] = j;

u8 check_adc(u8 index)

- u16 delta:
 - adc[index] = 1023 Get_ADC10bitResult(index);
 - delta = adc[index] TouchZero[index];
- if(delta >= 40) return 1;
- if(delta <= 20) return 0;
- return 2;

- 1
 - i = check_adc(0); if(i == 1) P LED0 = 0;i = check adc(1); *if(i == 0) P_LED1 = 1;* $if(i == 1) P_LED1 = 0;$ i = check adc(2);
 - $if(i == 0) P_LED2 = 1;$ $if(i == 1) P_LED2 = 0;$ i = check_adc(3);
 - $if(i == 0) P_LED3 = 1;$ $if(i == 1) P_LED3 = 0;$
 - i = check_adc(4);
 - $if(i == 0) P_LED4 = 1;$
 - $if(i == 1) P_LED4 = 0;$
- i = check_adc(5);
- *if(i == 0) P_LED5 = 1;* $if(i == 1) P_LED5 = 0;$
- i = check_adc(6);
- *if(i == 0) P_LED6 = 1;*
- $if(i == 1) P_LED6 = 0;$ i = check_adc(7);
- *if(i == 0) P_LED7 = 1;*
- $if(i == 1) P_LED7 = 0;$

Assembly code

Fosc KHZ

The test operating frequency is 24MHz

EQU

24000

Shenzhen Guoxin Artificial Intelligence Coontastic distributor phone numbers

- - if(adc[index] < TouchZero[index]) return 0;

void ShowLED(void)

- u8 i;

- if(i == 0) P LED0 = 1;

STC12H	Series of technical manOutfailsial websi	ev.STCAL.com	Car gauge _{MCU} Design com	npany	Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant
	EQU.				Corresponding to the related w	
Reload	EQU	(65536 - Fosc_KHZ/600)			Corresponding to anterreloaded va	alue ; <i>Timer</i>
ADC CONTI	R DATA	0xBC		∉ ø with	eries.4D	
ADC_RES	DATA	0xBD		,with ser	ries	
ADC_RESL	DATA	0xBE		, ^{with} א®	ries	
AUXR	DATA	0x8E				
AUXR2	DATA	0x8F				
P0M1	DATA	<i>093H</i>				
P0M0	DATA	<i>094H</i>				
P1M1	DATA	<i>091H</i>				
P1M0	DATA	092H				
P2M1	DATA	095H				
P2M0	DATA	096H				
P3M1	DATA	0B1H				
<i>P3M0</i>	DATA	0B2H				
P4M1	DATA	0B3H				
P4M0	DATA	0B4H				
P5M1	DATA	осун				
F 31410	DAIA	0CAH				
CHANNEL	EQU	8		;ADC	Number of	
ADC_90T	EQU	(3 SHL 5)		;ADC	channels	
ADC_180T	EQU	(2 SHL 5)		;ADC	time	
ADC_360T	EQU	(1 SHL 5)		;ADC	360Ŧ	
ADC_540T	EQU	0			EIME 540T	
ADC_FLAG	EQU	(1 SHL 4)		Softw		
ADC_START	EQU	(1 SHL 3)		Automa	tic clearance	
P_LED7	BIT	<i>P2.7;</i>				
P_LED6	BIT	P2.6;				
P_LEDS	BII	P2.3;				
P LED3	BIT	P2.3;				
P_LED2	BIT	P2.2;				
P_LED1	BIT	P2.1;				
P_LED0	BIT	P2.0;				
adc	EQU	30H		201	ADG: Filler tes, one value	
adc_prev	EQU	40H		Previa	Two bytes, one	e value
TouchZero	EQU	50H		;0	Two bytes, one value, point val	ue
TouchZeroCn	t EQU	60H		;0	$60H\sim67H$	
cnt_250ms	DATA	68H		Aut	iomatic tracking and counting of p	Joints
	ORG	0000H				
	LJMP	MAIN				
	ORG	0100H				
MAIN:						
	MOV	<i>SP</i> ,#0D0H				
	MOV	P0M0,#00H				
	MOV	<i>P0M1,#00H</i>				
	MOV	P1M0,#00H				
	MOV	<i>P1M1,#00H</i>				
	MOV	P2M0,#00H				
	MOV	P2M1,#00H				
	MOV	P3M1,#00H				
	MOV	P4M0,#00H				
	MOV	P4M1,#00H				

Shenzhen Guoxin Artificial Intelligence Coondatic distributor phone numbers

- 629 -

STC12H	Series of technical man	/ebsitev.STCAL.com Car	^{gauge} MCUDesign company	Technical support	Selection consultant
72					
	MOV	P5M0,#00H			
	MOV	P5M1,#00H			
	MOV	<i>R7,#50</i>			
	LCALL	F_delay_ms			
	CLR	ET0	, initialize	Timer0 Output one ^{300KHZ}	clock
	CLR	TR0			
	ORL	AUXR,#080H	;Timer0 set a	as 1T mode	
	ORL	AUXR2,#01H	Allow	output clock	
	MOV	<i>TMOD</i> ,#0	;Timer0 set a	as Timer,16 bits Auto Reload.	
	MOV	TH0,#HIGH Reload			
	MOV	TL0,#LOW Reload			
	SETB	TRO			
	LCALL	F_ADC_init			
	MOV	<i>R7,#50</i>			
	LCALL	F_delay_ms			
	MOV	R0,#adc_prev	Initializ	ze the previous on le	
L_Init_Loop	1:		,		
	MOV	@R0,#03H			
	INC	RO			
	MOV	@R0,#0FFH			
	INC	R0			
	MOV	A,R0			
	CJNE	A Hada man + CHANNEL * 2) I Juit	Louit		
	MOV	Initialization	point	0 ADC value	
L Init Loon	2.	KU,#10UCNZEFO ;	· ·		
2_1111_200p2		O D 0 //0314			
	MOV	@K0,#03H R0			
	INC	@R0.#0FFH			
	INC	RO			
	MOV	A,R0			
	CINE				
	MOV	A,#(TouchZero+CHANNEL * 2),L_Ini	<u>t_Loop2</u>	the cutomotic treation of	
T. Tube T. and		Ko,#10uchZeroCm	; initiali	ze the automatic tracking co	unt value
L_Inu_Loops					
	MOV	@R0,#0			
	MOV	A RO			
	CJNE				
	MOV	A,#(TouchZeroCnt + CHANNEL),L_In	iit_Loop3		
		cm_250ms,#5			
L_MainLoop	:		Delay		
	ΜΟΥ	R7,#50	, Delay	Dums	
	LCALL	r_aeiay_ms		ana kawak kuru t	
	LCALL	F_ShowLED	,Handle	e one touch key value	
	DJNZ	cnt_250ms,L_MainLoop			
	MOV	cnt_250ms,#5		Automatic tracking of proc	essing
	LCALL	F_AutoZero	one-tin	ne points ;;250ms Automatic trac	king of zero points
	SJMP	L_MainLoop			
F_ADC_init:					
	MOV	P1M0,#00H	;8 road ₄	DC	
	MOV	<i>P1M1,#0FFH</i>			
	MOV	ADC_CONTR,#080H	,Allow	ADC	
	RET				
F_Get_ADC1	ObitResult:				
	MOV	ADC_RES,#0			
	MOV	ADC_RESL,#0			
	MOV	A,R7			
	ORL	A,#0E8H	,trigger	4DC	

STC12H	Series of technical mar Otfails ia	al websitev.STCAL.com	Car gauge _{MCU} Design company	.Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
	MOV	ADC_CONTR,A			
	NOP				
L_10bitADC_	_Loop1:				
	MOV	A,ADC_CONTR			
	JNB	ACC. 4,L_10bitADC_Loop1	A	DC; waitEnd of conversion	
	MOV	ADC_CONTR,#080H	_, Clear fl	ag	
	MOV	A,ADC_RES			
	MOV	B,#04H			
	MUL	AB			
	MOV	R7,A			
	MOV	<i>R6,B</i>			
	MOV	A,ADC_RESL			
	ANL	A,#03H			

;250ms Call once

F_AutoZero:

ORL

MOV

RET

A,R7

R7,A

			\oplus This is detected using the sum of the absolute values of the differences between
	CLR	A	
	MOV	R5,A	
L_AutoZero_Loop:			
	MOV	A,R5	
	ADD	A,ACC	
	ADD	A #LOW (cdo)	
	MOV	Ro 4	
	MOV	1 @ D 0	
	MOV	A, WAU P6 4	
	INC	D0	
	MOV	4 @ 20	
	MOV	P7.4	
	MOV	4.85	
	ADD	4.400	
	ADD	Agree	
	MOV	A,#LOW (adc_prev+01H)	
	CLR	<i>R0,A</i>	
	MOV	С	
	SUBB	A,R7	
	MOV	A,@R0	
	MOV	R3,A	
	DEC	A,R6	
	SUBB	R0	
	MOV	A,@R0	
	CLR	<i>R2,A</i>	
	JNB	_{F0} ;press	
	SETB	ACC 71 AutoZero 1	
	CLR	F0	
	CLR	C C	
	SUBB	A	
	MOV	A.R3	
	MOV	R3,A	
	CLR	A,R3	
	SUBB	A	
	MOV	A,R2	
		<i>R2,A</i>	
L_AutoZero_1:			
	CLR	С	;Calculate [R2 R3] - #20,if(k >= 20)

Shenzhen Guoxin Artificial Intelligence Coomtastic pointsSeller's phone: number

MOV

SUBB

MOV

SUBB

јс

MOV

ADD

MOV

MOV

JNB

мои

ADD

ADD

мои

мои

INC

MOV

SJMP

A,R3

A,#20

A,R2

A,#00H

A,R5

R0,A

@R0,#0

A,R5

AACC

R0,A

@R0,6

@R0,7

L_AutoZero_3

RØ

F0,L AutoZero 3

A,#LOW (TouchZero)

L_AutoZero_2

A,#LOW (TouchZeroCnt)

Technical support₁₉₈₆₄₅₈₅₉₈₅

;*[R2 R3]* ,20,^{turn}

If the change is relatively large, then dealertime/counter of

F If the change is relatively small, then peristalsis, automatic point tracking

L_AutoZero_2:

		Continuously detect small changes
MOV	A,#LOW (TouchZeroCnt)	times _{$/4 = 5.20$} seconds
ADD	A,R5	
MOV	R0,A	
INC	@R0	
MOV	A,@R0	
CLR	с	
SUBB	A,#20	
JC	L AutoZero 3	turn
MOV	@R0,#0	;if(TouchZeroCnt[i] < 20), turn
MOV	A.R5	;TouchZeroCnt[i]= 0;
ADD	AACC	; Slowly changing values as $points_{\theta}$
ADD	A#LOW (adc prev)	
MOV	R0 4	
MOV	A @ R0	
MOV	R2 4	
INC	P0	
MOV		
MOV	A,@AU	
MOV	K5,A	
MOV	<i>A</i> , <i>R</i> 5	
ADD	A,ACC	
ADD	A,#LOW (TouchZero)	
MOV	<i>R0,A</i>	
MOV	@ <i>R</i> 0,2	
INC	RØ	
MOV	@R0,3	

L_AutoZero_3:

MOV	A,R5
ADD	A,ACC
ADD	A,#LOW (adc_prev)
MOV	<i>R0,A</i>
MOV	@R0,6
INC	RØ
MOV	@R0,7
INC	R5
MOV	A,R5
XRL	A,#08H
JZ	\$ + 5H
LJMP	L_AutoZero_Loop
RET	

Save the sampled walue

Shenzhen Guoxin Artificial Intelligence Coontestic distributor phone:numbers

F_check_adc:

MOV R4,7		
LCALL	F_Get_ADC10bitResult	,returned ADC The value ABR7/
CLR	с	
MOV	A,#0FFH	
SUBB	A,R7	
MOV	<i>R7,A</i>	
MOV	A,#03H	
SUBB	A,R6	
MOV	R6,A	
MOV	A,R4	.Save adc[index]
ADD	A,ACC	,
ADD	A,#LOW (adc)	
MOV	<i>R0,A</i>	
MOV	@R0,6	
INC	RØ	
MOV	@R0,7	
MOV	A,R4	
ADD	A,ACC	
ADD	A,#LOW (TouchZero+01H)	
MOV	R1,A	
MOV	A,R4	
ADD	A,ACC	
ADD	A,#LOW (adc)	
MOV	<i>R0,A</i>	
MOV	A,@ R 0	
MOV	R6,A	
INC	R0	
MOV	A,@R0	
CLR	с	
SUBB	A,@R1	
MOV	A,R6	.calculate adc/index/ - TouchZero/index/
DEC	RI	,
SUBB	A,@R1	
JNC	L_check_adc_1	
MOV	R7,#00H	
RET		

L_check_adc_1:

MOV	A,R4
ADD	A,ACC
ADD	A,#LOW (TouchZero+01H)
MOV	R1,A
MOV	A,R4
ADD	A,ACC
ADD	A,#LOW (adc+01H)
MOV	<i>R0,A</i>
CLR	С
MOV	A,@R0
SUBB	A,@R1
MOV	R7,A
DEC	RØ
MOV	A,@R0
DEC	R1
SUBB	A,@R1
MOV	R6,A
CLR	С
MOV	A,R7
SUBB	A,#40

STC12H	Series of technical marQifáilsia	websitev.STCAL.com	Car gauge MCU Design company	Technical support	Selection consultant
č.					
	MOV	A,R6			
	SUBB	A,#00H			
	JC	L check adc 2	;if(delta	< 40), turn	
	MOV			Press the key to return	1
	RET		;if(delta	>= 40) return 1; //	
I shack ad	- 2 -				
L_cneck_aaa	c_2:				
	SETB	С			
	MOV	A,R7			
	SUBB	A,#20			
	MOV	A,R6			
	SUBB	А,#00Н			
	JNC				
	MOV	L_check_adc_3			
	RET	K/,#0			
	KL1				
L_check_add	c_3:				
	MOV	R 7,#2			
	RET				
F Showl FI	ŋ.				
T_SHOWLEL	<i>.</i>				
	MOV	<i>R7,#0</i>			
	LCALL	F_check_adc			
	MOV	A,R7			
	ANL	<i>A,#0FEH</i>			
	JNZ	L_QuitCheck0			
	MOV	A,R7			
	MOV	C,ACC. 0			
	CPL	с			
	MOV	P LEDO.C			
		1_2220,00			
L_QuitChec	k0:				
	MOV	R7,#1			
	LCALL	F_check_adc			
	MOV	A,R7			
	ANL	A,#0FEH			
	JNZ	L QuitCheck1			
	MOV	A P7			
	MOV	A,R/			
	MOV	C,AUC. Ø			
	CPL	C 📃			
	MOV	P_LED1,C			
L_QuitChec	k1:				
	MOV	R 7,#2			
	ICALL	E aback ada			
	MOV	F_CHECK_ULC			
	1107	A,K/			
	ANL	<i>A,#0FEH</i>			
	JNZ	L_QuitCheck2			
	MOV	A, R 7			
	MOV	С,АСС. 0			
	CPL	С			
	MOV	P_LED2,C			
L QuitChee	k2:				
meneti		D7 #2			
	MOV	к/,#3			
	LCALL	F_check_adc			
	MOV	A,R 7			
	ANL	<i>A,#0FEH</i>			
	JNZ	L_QuitCheck3			
	MOV	A,R7			
	MOV	C,ACC. 0			
	CPL	C			
	MOV	D LEDZ C			
	mor	r_LEDS,C			

L_QuitCheck3:

Technical support

MOV	R7,#4
LCALL	F_check_adc
MOV	A, R 7
ANL	<i>A,#0FEH</i>
JNZ	L_QuitCheck4
MOV	A, R 7
MOV	С,АСС. 0
CPL	С
MOV	P_LED4,C

L_QuitCheck4:

MOV	R7,#5
LCALL	F_check_adc
MOV	A,R 7
ANL	A,#0FEH
JNZ	L_QuitCheck5
MOV	A,R 7
MOV	C,ACC. Ø
CPL	С
MOV	P LED5,C

L_QuitCheck5:

	MOV	R7,#6	
	LCALL	F_check_adc	
	MOV	A,R7	
	ANL	A,#0FEH	
	JNZ	L_QuitCheck6	
	MOV	A,R7	
	MOV	С,АСС. 0	
	CPL	С	
	MOV	P_LED6, C	
eck6:			

L_QuitCheck6:

MOV	<i>R7,</i> #7
LCALL	F_check_adc
MOV	A,R7
ANL	A,#0FEH
JNZ	L_QuitCheck7
MOV	A,R7
MOV	C,ACC. 0
CPL	c states and stat
MOV	P_LED7,C

L_QuitCheck7:

F_delay_ms:		
	PUSH	3
	PUSH	4
L_delay_ms_1:		
	MOV	R3,#HIGH (Fosc_KHZ / 13)
	MOV	R4,#LOW (Fosc_KHZ / 13)
L_delay_ms_2:		
	MOV	A, R 4
	DEC	<i>R4</i>
	JNZ	L delay ms 3
	DEC	R3
L_delay_ms_3:		
	DEC	A
	ORL	A,R3
	JNZ	L delay ms 2
	DJNZ	R7,L delay ms 1
	РОР	4

RET

STC12H	Series of technical mar	sial websitev.STCAL.com	Car gauge MCU Design company	Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant
7					
	РОР	3			
	RET				
	END				

17.4.6 ADC Make button scanning application circuit diagram

How to read the ADC key: Read the ADC value every 10ms or so, and save the last 3 readings, compare the changes for a few hours, and then judge the key. When the judgment key is valid, a certain deviation is allowed, such as a deviation of ± 16 words.



17.4.7 Reference circuit diagram for detecting negative voltage



- 637 -

17.4.8 Commonly used addition gircuits rate in application



The above formula can be combliffed in < Vcc

18 PCA/CCP/PWM

application

STC12H The series of microcontrollers adecintegrated interbally ounter affay (

) Module, can be used for software timing

Device, external pulse capture, high-speed pulse outputsendidth modulated output.

^{PCA} The interior contains a special

The modules are all connected Tbetstructure diagram of the counter is as for



Technical support 19864585985

18.1 PCA Related registers

symbol	description	addross			В	it address and	symbol				Report value
symbol	description	autress	B7	B6	B5	B4	B3	B2	B1	B0	Heset value
CCON	_{PCA} Control register	D8H	CF	CR	-		CCF3	CCF2	CCF1	CCF0	00xx,x000
CMOD	_{PCA} Mode register module	D9H	CIDL	· ·]	-		c	PS[2:0]	a. 6-	ECF	0xxx,0000
CCAPM0	$_{\rm PCA}$ Mode control register $_0$	DAH	-	ECOM0	CCAPP0	CCAPN0	MAT0	TOG0	PWM0	ECCF0 x000,0000	
CCAPM1	PCA Module mode control register	DBH	-	ECOMI	CCAPP1	CCAPN1	MATI	TOG1	PWM1	ECCF1 x000,0000	
CCAPM2	Module mode control register 2 PCA	DCH		ECOM2	CCAPP2	CCAPN2	MAT2	TOG2	PWM2	ECCF2	x000,0000
CCAPM3	Module mode control register PCA 3	FD54H	•	ECOM3	CCAPP3	CCAPN3	MAT3	TOG3	PWM3	ECCF3	x000,0000
CL	PCA Counter low byte	E9H		-00 BC 28 28 X0 X0 28							0000,0000
CCAP0L	PCA ₀ Module low byte	EAH		c							0000,0000
CCAPIL	PCA Module low byte	ЕВН		000							0000,0000
CCAP2L	PCA Module low byte 2	ECH		00							0000,0000
CCAP3L	PCA Module low byte 3	FD55H							7		0000,0000
PCA_PWM0	PWM Mode register	F2H	EBS0[1:0]	J	XCCAP0H[1:0]		XCCAP0L[1:0]		EPC0H	EPC0L	0000,0000
PCA_PWM1	PCA1 of PWM Mode register	F3H	EBS1[1:0]		XCCAP1H[1:0]		XCCAP1L[1:0]		EPC1H	EPC1L	0000,0000
PCA_PWM2	PCA2 of _{PWM} Mode register	F4H	EBS2[1:0]		XCCAP2H[1:0]		XCCAP2L[1:0]		EPC2H	EPC2L	0000,0000
PCA_PWM3	PCA3 of _{PWM} Mode register	FD57H	EBS3[1:0]		XCCAP3H[1:0]		XCCAP3L[1:0]		EPC3H	EPC3L	0000,0000
СН	PCA Counter high byte	F9H							<u>`</u>		0000,0000
ССАРОН	$_{ m PCA}$ module $_0$ High byte	FAH		000						0000,0000	
ССАРІН	PCA module High byte	FBH							0000,0000		
CCAP2H	PCA Module ² high byte	FCH	1		4						0000,0000
ССАРЗН	PCA ₃ Module high byte	FD56H									0000,0000

5

.Technical support,

Control register (ccon) PCA 18.1.1

symbol	address	B7	B6	В5	B4	В3	B2	B1	B0
CCON	D8H	CF	CR	-		CCF3	CCF2	CCF1	CCF0

CF : PCA The counter overflows the interrupt flag. when When the bit counter counts that an overflow occurs, the hardware automatically p

Make an interrupt request. This flag needs CPU

CR: These setters allow the control drits PCA

₀: Stop countPCA

1: start count PCA

 $_{n=0,1,2,3}$) : _{CCFn} (

Module interrupt flag. when PWhen the module is matched or captured, the hardware automatically sends this le CPU Make an interrupt request. This flag needs to be cleared by the software.

Mode register (CMOD) 18.1.2 PCA

symbol	address	B7	B6	В5	B4	В3	B2	B1	B0
CMOD	D9H	CIDL	-		·	CPS[2:0]		5	ECF

: Whether to stop in idle mode ${\rm cidl}$

PCA

Keep counting $_0$: In idle mode $_{PCA}$

Stop, counting 1: In counting pulse source selection bit

CPS[2:0]	Input clock source Po	CA
000	System clock _{/12}	
001	System clock _{/2}	
010	Timer Overflow pulse	
011	ECI 0	
100	External input clock of t System clock	he pin
101	system clock _{/4}	
110	System clock _{/6}	
	System clock 8	

ECF : PCA The counter overflows the interrupt permission bit.

₀: Prohibited Counter overflow interruptPCA

1: Enable Counter overflow interrupt

Counter register (CL ' CH) 18.1.3 PCA

symbol	address	B7	B6	В5	B4	B3	B2	B1	B0
CL	Е9Н								
СН	F9H								
by and Ce _H	The two byte	s are combin	ed in Biotacomiunter	unter ^{Is low} 8	Bit count	er "	For high 8 B	it counter, ea	ch PCA

and CEH The two bytes are combined in Bit a duinter unter 8 Bit counter, CH For high 8 Bit counter. each clock 16 and the counter is automatically added.

PWMn **Allow** PCA

ECCFn: Allow PCA

symbol	address	В7	B6	В5	B4	B3	B2	B1	B0
CCAPM0	DAH		ECOM0	CCAPPO	CCAPN0	MAT0	TOG0	PWM0	ECCF0
CCAPM1	DBH	-	ECOM1	CCAPP1	CCAPN1	MAT1	TOG1	PWM1	ECCF1
CCAPM2	DCH	-	ECOM2	CCAPP2	CCAPN2	MAT2	TOG2	PWM2	ECCF2
CCAPM3	FD54H	-	ECOM3	CCAPP3	CCAPN3	MAT3	TOG3	PWM3	ECCF3
ECOMn: Allow	PC Module comparison function								
CCAPPn: Allow	module _{PC}	CA Perfor	m rising edge o	apture					
CCAPNn: Allow	n								
MATn : Allow PCA	Mon Matthing finge and the PCAn								
TOGn: Allow PCA	module, high-speed pulse output								

18.1.4 PCA Module mode control register (_{CCAPMn})

function of the module Module matching/Capture interrupt

18.1.5 PCA Module mode capture value/Comparison value register(, CCAPnH)

symbol	address	В7	B6	В5	B4	В3	B2	B1	B0
CCAP0L	EAH								ļ
CCAPIL	EBH								
CCAP2L	ECH								
CCAP3L	FD55H								
ССАРОН	FAH			14	P				
ССАРІН	FBH								
ССАР2Н	FCH		X	1					
ССАРЗН	FD56H	7							

when_{PCA} When the module capture function is enabled, Used to save the sum when the capture counting lue of the and the and the same the sum when the capture function is enabled.

CCAPnL When the module comparison fundimencianenalitied vill send the current land ount value in and stored in CCAPnIAnd the controller

PCA when PCA The values in are compared, and the comparison resulvence the constraint functional send the comparison resulvence the constraint function of t

 CCAPnH
 values in the current are compared with the values stored in and CCAPnH
 , and gives

 CL
 Compare the values in to see if they match (equal)

Matching result. CH CCAPnLand

18.1.6 PCA module PWM Mode control register (PCA_PWMn)

symbol	address	В7	B6		B4		B2 B3	B1	B0
PCA_PWM0	F2H	EBS0[1:0]		B5 XCCAP0H[1:0]		XCCAP0L[1:0]		ЕРСОН	EPC0L
PCA_PWM1	F3H	EBS1[1:0]		XCCAP1H[1:0]		XCCAP1L[1:0]		EPC1H	EPC1L
PCA_PWM2	F4H	EBS2[1:0]		XCCAP2H[1:0]		XCCAP2L[1:0]		EPC2H	EPC2L
PCA_PWM3	FD57H	EBS3[1:0]		XCCAP3H[1:0]	XCCAP3H[1:0]			ЕРСЗН	EPC3L

EBSn[1:0]: PCA Module of PWM Digit control

EBSn[1:0]	Number of	digits PWM Overload	Compare
00	8 Positión	value {EPCnH,	values (EPCnL,
01	7 position	CCAPnH[7:0]} {EPCnH, CCAPnH[6:0]}	CCAPnL[7:0]} {EPCnL, CCAPnL[6:0]}
10	⁶ position	{EPCnH, CCAPnH[5:0]}	{EPCnL, CCAPnL[5:0]}
11	10 PWM	{EPCnH, XCCAPnH[1:0], CCAPnH[7:0]}	{EPCnL, XCCAPnL[1:0], CCAPnL[7:0]}

 $_{\rm XCCAPnH[1:0]:10}$, The first and second $_{\rm PWM 10}$ The overloaded value of the

 XCCAPhL[1:0]:
 The first and second
 9
 bit, the comparison value of the bit

 EPCnH:
 PWM
 10 10 PWMM
 The first place, the first place, the first place, the first place first place, the first place first p

bit, 10 bit #WMmode, the highest bit of the overload value (8 bit

 EPCnL
 PWM
 In mode, the highest bit of the comparison values first place, therefirst place, therefirst place, therefirst place, therefirst place first
bit, 10 bit PWM When overloading the value, you must dirst write the write the bar gits CCAPaH[7:0]*

Note: In the update 10

Working mode 18.2 PCA

A total of series of microcontrollers, each group of modules can independently set the working mode. The mode settings are a

					PCA			
Module function	ECCFn	PWMn	TOGn	MATn	4 CCAPMn	CAPPn	ECOMn	-
No operation	0	0	0	0	CAPNn 0	0	0	-
bit Mode, no interruption PWM	0	1	0	0	0	0	1	- [
6/7/8/10 PWM position Mode, generating a rising edge in	1	1	0	0	0	1	1	-
$_{ m 6/7/8/10}$ $_{ m PWM}$ mode, generating a falling edge in	1	1	0	0	1	0	1	-
6/7/8/10 bit PWM Mode, generating edge interrup	1	1	0	0	1	1	1	-
¹⁶ bit, rising edge capture	x	0	0	0	0	1	0	-
¹⁶ bit, falling edge capture bit	x	0	0	0	1	0	0	-
16 Bit edge capture	x	0	0	0	1	1	0	-
¹⁶ bit software timer bit high-speed	x	0	0	1	0	0	1	- [
¹⁶ pulse output	x	0	1	1	0	0	1	-]

18.2.1 Capture mode

 To make a
 PCA
 The module works in capture mode, fégiliter
 in
 At least one must be set

 (It can also be set in both position by position by participation of the position of the po

the software.

PCA The structure diagram of the module working in capture mode is shown in the following figure :



18.2.2 Software timer mode

 By setting
 Register of CCAPMn ECOM^{and}
 MAT
 Bit, can make
 The module is used as a software Comenter, value

 and:HCL
 Capture the value of the register with the module is ccaPnIPCA
 Bit, can make
 The module is used as a software Comenter, value

 1
 Set, if
 CCAPMn
 in
 ECCFn
 An interrupt will be generated when it is Shettbag, bit needs to be cleared by the software.

PCA The structure diagram of the module operating in the software timer mode is shown in the following figure :



18.2.3 High-speed pulse output mode

When the count value of the counter matches the value of the module capture reg**Tste putput** will be flipped. To be modular **CCP** Activate the high-speed pulse output mode , **CCAPMn** Sum of registers **TOGN** MATN ECOMN 1All positions must be set.

PCA The structure diagram of the module operating in the high-speed pulse output mode is shown in the following figure :



18.2.4 PWM Pulse width modulation mode and frequency calculation formula

18.2.4.1 8 bit PWM pattern

Pulse width modulation is a technique that uses a program to control the duty cycle, period, and phase waveforms of a waveform, drive

It is widely used for differs can be fund to example the series and microcontrollers can be fund to example the series and microcontrollers can be fund to example the series and microcontrollers can be fund to example the series and microcontrollers can be fund to example the series and microcontrollers can be fund to example the series and microcontrollers can be fund to example the series and microcontrollers can be fund to example the series and microcontrollers can be fund to example the series and microcontrollers can be fund to example the series and microcontrollers can be fund to example the series and microcontrollers can be fund to example the series and microcontrollers can be fund to example the series and microcontrollers can be fund to example the series and microcontrollers can be fund to example the series and microcontrollers can be fund to example the series and microcontrol to exampl

 PCA_PWMn
 Image: Ima

	PCA clock input source frequency
Bit mode PWM ^{Frequency=}	256
hen EPCnH=0 and CCAPnH=00H, the PWM	/ fixed output is high
Vhen EPCnH=1 and CCAPnH=FFH, the PW	/M fixed output is low.

PCA The module works in WM The structure diagram of the pattern is shown in the figure below :



Technical support₁₉₈₆₄₅₈₅₉₈₅

18.2.4.2 7 bit **PWM** pattern

 PCA_PWMn
 BBSn[1:0]
 Set to
 PCA
 The module works in place wine Mode, at this time will {0,CL[6:0]}

 Use one in the
 {EPCnL,CCAPnL[6:0]}
 Make a comparison. when
 PCA
 The module works in place wine Mode, at this time will {0,CL[6:0]}

 register and the content to
 Genetice with the same output frequency. The output duty cycle of eactPrinodule wases registers
 In mode, since all modules have a total of

 Set it up. when {0,CL[6:0]}
 The value is
 {EPCnL,CCAPnL[6:0]}
 When, the output is low; when file.op

 Set it up. when {0,CL[6:0]}
 The value is {ePCnL,CCAPnL[6:0]}
 When, the output is low; when file.op
 The value is equal to or

 Set it up. when {0,CL[6:0]}
 The value is high. when closes the output is high. when closes the output is high. when closes the output is high. when the output is pletdedoedoed by
 When it overfile.op

 Reload the content to
 (EPCnL,CCAPnL[6:0])
 in. This allows for interference-free updates

-bit mode pwmFrequence	PCA clock input source frequency
	128
en EPCHH=0 and CCAPHH=00	H, the PWM fixed output is high
nen EPCnH=1 and CCAPnH=F	FH, the PWM fixed output is low.

PCA The module works in WM The structure diagram of the pattern is shown in the figure below :



Technical support₁₉₈₆₄₅₈₅₉₈₅

18.2.4.3 6 bit PWM pattern

 PCA_PWMn
 BBSn[1:0]
 Set to
 PCA
 The module works in place to when Mode, at this time will (0,CL[5:0])

 Use one in the
 (EPCnL,CCAPnL[5:0])
 Make a comparison. when
 PCA
 The module works in place to when Mode, at this time will (0,CL[5:0])

 register and the content to
 Set it up. when (0,CL[5:0])
 The value is an output frequency. The output duty cycle of eactPrinodule bases registers

 Set it up. when (0,CL[5:0])
 The value is (EPCnL,CCAPnL[5:0])
 When, the output is low; when FL[5:0])

 Set it up. when (0,CL[5:0])
 The value is equal to or
 When, the output is low; when FL[5:0])

 Set it up. when (0,CL[5:0])
 The value is high. when (CCAPnL[5:0])
 When, the output is low; when FL[5:0])

 Reload the content to
 (EPCnL,CCAPnL[5:0])
 in. This allows for interference-free updates

Bit mode	nua (Frequency=	PCA clock input source frequency
801111040	PWM	64
		WM fixed output is high
when EPCIIII=0		
	and OOADall, EEU also D	WM fixed output is low

PCA The module works in WM The structure diagram of the pattern is shown in the figure below :



Technical support₁₉₈₆₄₅₈₅₉₈₅

18.2.4.4 10 bit PWM pattern

In the register EBSn[1:0]Set to $\qquad \qquad \text{module} \quad _n \quad \text{Work in} \quad$ PCA_PWMn $_{11}$ $\,$ when , $_{PCA}$ 10 bit Mode, at this time will_{PWM} $_{\{\text{EPCnL}, \text{XCCAPnL}[1:0], \text{CCAPnL}[7:0]\}}$ Make a comparison. when $_{\{CH[1:0],CL[7:0]\}}$ With capture The module works in 10PCA register bitmpmode, since all modules share one PCA Counters, all of them have the same output frequency. The output duty cycle of each Better than using a register Set it up. when {CH[1:0],CL[7:0]} The value of is less than the value {CH[1:0],CL[7:0]} of is equal to or greater than When, the output is low; {EPCnL,XCCAPnL[1:0],CCAPnL[7:0]} when, the output is high. when 1:0, CL[7:0] The value is determined by 3FF become 00 overflow overflow 3FF{EPCnL,XCCAPnL[1:0],CCAPnL[7:0]} When is an that you can achieveload the content to {EPCnL,XCCAPnL[1:0],CCAPnL[7:0]} in.

interference-free updates PWM.



PCA The module works^{bi}in PWM The structure diagram of the pattern is shown in the figure below :



18.2.4.5

How to contro**PWM**

Fixed output, high level/low level

Dangdang PWMn &= 0xC0, PCA_PWMn $\models 0x3F$, CCAPnH = 0x00CCAPnH = 0xFF when,_{PWM} Fi when,_{PWM} fixe

Fixed output high level fixed output low level

- 649 -

18.3 ^{USE} CCP/PCA/PWM

Module implementation bit DAC

Reference circuit diagram of



如应用简单,可无需基准参考电压源,直接与Noo比较即可,

提示:

(1) PMM频率越高,输出波形越平滑。

利用CCP/PCA模块的高速脉冲输出功能实现9-16位PWM 来实现9-16位DAC,或用本身的硬件8位PWM来实现8位 DAC,单片机本身也有10位ADC。

- (2)如果工作电压为5F, 需输出IV电压, 则设置高电平为1/5, 低电平为4/5, 则PWI输出电压载为IV。
- (3)如果要输出高精准电压,建议用A/D检测输出的电压值,然后根据A/D检测的电压值逐步调整到所需 要的电压。



如应用简单,可无需基准参考电压潮,直接与Vee比较即可。

18.4 Sample program

18.4.1 PCA output PWM (6/7/8/10 Bit)

 $\rm c$ $\,$ Language code

The test operating frequency is

#include "reg51. h" #include "intrins.h" sfr CCON 0xd8; = sbit CF CCON^7: _ sbit CR _ CCON^6; sbit CCF2 CCON^2; sbit CCF1 *CCON^1;* sbit CCF0 CCON^0; sfr CMOD 0xd9; sfr CL 0xe9; _ sfr CH 0xf9; 0xda; sfr CCAPM0 0xea; sfr CCAP0L 0xfa; sfr CCAP0H 0xf2; sfr PCA_PWM0 _ 0xdb; sfr CCAPM1 _ 0xeb; sfr CCAP1L = 0xfb; sfr CCAP1H 0xf3; = sfr PCA_PWM1 = 0xdc; 0xec; sfr CCAPM2 -= 0xfc; sfr CCAP2L 0xf4; sfr CCAP2H sfr PCA_PWM2 sfr P0M1 0x93; _ sfr P0M0 0x94; sfr P1M1 0x91; sfr P1M0 0x92; sfr P2M1 0x95; sfr P2M0 0x96; sfr P3M1 0xb1; 0xb2; sfr P3M0 0xb3; sfr P4M1 0xb4; sfr P4M0 0xc9; sfr P5M1 0xca, sfr P5M0 void main() 1

P0M0 = 0x00;

P0M1 = 0x00; P1M0 = 0x00; P1M1 = 0x00; P2M0 = 0x00;

P2M1 = 0x00;

- P3M0 = 0x00;
- P3M1 = 0x00;
- P4M0 = 0x00;

Shenzhen Guoxin Artificial Intelligence Co., Ltd.

- 651 -

	P4M1 = 0x00;	
	P5M0 = 0x00;	
	P5M1 = 0x00;	
	$CCON = \theta x \theta \theta;$	
	$CMOD = \theta x \theta 8;$	//PCA The clock is the system clock
	$CL = \theta x \theta \theta;$	
	CH = 0x00	
$6 \operatorname{bit}_{/\!/}$	PWM""	
	CCAPM0 = 0x42;	PWM Working mode
	PCA PWM0 = 0x80;	
	CCAP0L = 0x20;	//PCA 50%[(40H-20H)/40H]
	CCAP0H = 0x20;	(<i>IPWM</i> The duty cycle is 6
₇ bit _{//}	PWM***	
	<i>CCAPM1 = 0x42;</i>	PWM Working mode
	$PCA_PWM1 = 0x40;$	
	$CCAP1L = \theta x 2\theta;$	//PCA 75%[(80H-20H)/80H]
	CCAP1H = 0x20;	(PWM The duty cycle is 7
₈ bit _{//}	PWM**	
//	CCAPM2 = 0x42;	PWM Working mode
//	$PCA_PWM2 = 0x00;$	
//	CCAP2L = 0x20;	//PCA 87.5%[[100H-20H]/100H]
//	$CCAP2H = \theta x 2\theta;$	//PWM The duty cycle is 8
// 10	bit _{PWM}	
	CCAPM2 = 0x42;	,The module is UNC Working mode PWM
	$PCA_PWM2 = 0xc0;$	//PC4 //PWM bit PWM10
	$CCAP2L = \theta x 2\theta;$	The output duty cyclesof the module is
	$CCAP2H = \theta x 2\theta;$	
	CR = 1;	Start PCA Timer
	while (1).	
	maie (1),	
1		

Assembly code

The test operating frequency is

CCON	DATA	0D8H
CF	BIT	CCON.
CR	BIT	7
CCF2	BIT	CCON. 6 CCON.
CCF1	BIT	2 CCON.
CCF0	BIT	1 CCON.
CMOD	DATA	0 0D9H
CL	DATA	0E9H
СН	DATA	0F9H
ССАРМО	DATA	0DAH
CCAP0L	DATA	0EAH
ССАРОН	DATA	0FAH
PCA_PWM0	DATA	0F2H
CCAPM1	DATA	0DBH
CCAPIL	DATA	0EBH
ССАРІН	DATA	0FBH
PCA_PWM1	DATA	0F3H
CCAPM2	DATA	0DCH
CCAP2L	DATA	0ECH
ССАР2Н	DATA	0FCH
PCA_PWM2	DATA	0F4H

- 652 -

	MOV	<i>P5M0, #00H</i>				
	MOV	<i>P5M1, #00H</i>				
	MOV	CCON,#00H				
	MOV	CMOD,#08H	;PCA	The clock is t	the system clock	
	MOV	CL,#00H				
	MOV	СН,#0Н				
₆ bit.	PWM""					
σ,	MOV	CC 4 DM0 # 42H	.DCA	Module	The working	
	MOV	CCAFM0,#42H	,FCA		nut <i>ewo</i> hit	
	MOV	CC4P01 #20H	,1 CA			
	MOV	CCAP0H #20H	9.2 PP 192	The duty cy	CIE ⁴ 1S ^{-20H)/40H}	
₇ bit _;	PWM""					
	MOV	CCAPM1,#42H	;PCA	Module	The working	
	MOV	PCA_PWM1,#40H	;PCA	moddeeis 700t	putPWMbit PWM	
	MOV	CCAP1L,#20H	;PWM	The duty cy	čie ⁸ 18- ^{20H)/80H]}	
	MOV	CCAP1H,#20H				
₈ bit _:	PWM""					
	MOV	CCAPM2.#42H	:PCA	Module	The working	
:	MOV	PCA PWM2.#00H	;PCA	maddeie "outi	putPWMbit pwar	
;	MOV	CCAP2L,#20H	;PWM	The date of	7.1%[6100H_20H]/100H]	
;	MOV	CCAP2H,#20H		The duty cy	cle is	
	hit					
;*** 10	DR PWM"					
	MOV	CCAPM2,#42H	;PCA	Maahullee	Working mode PWM	
	MOV	PCA_PWM2,#0C0H	;PCA	monadan get duty	10 bit PWM	
	MOV	CCAP2L,#20H	;PWM	cycle is ⁹	6.875%[(400H-20H)/400H]	
	MOV	CCAP2H,#20H				
	SETB	CR	_, Start	PCA Timer		
	JMP	\$				
Shenzhe	n Guoxin Artificial Intellige	nce CoomLetstic distributor phonemumb	er 6	Go to the	pure technology exchange for	um

P3M1	DATA	0B1H
<i>P3M0</i>	DATA	0B2H
P4M1	DATA	<i>0ВЗН</i>
P4M0	DATA	0B4H
P5M1	DATA	0С9Н
<i>P5M0</i>	DATA	<i>0САН</i>
	ORG	0000H
	LJMP	MAIN
	ORG	0100H
MAIN:		
	MOV	SP, #5FH
	MOV	P0M0, #00H
	MOV	P0M1, #00H
	MOV	P1M0, #00H
	MOV	P1M1, #00H
	MOV	P2M0, #00H
	MOV	P2M1, #00H
	MOV	P3M0, #00H
	MOV	P3M1, #00H
	MOV	P4M0, #00H
	MOV	P4M1, #00H
	MOV	P5M0, #00H
	MOV	P5M1, #00H

STC12H

P0M1

P0M0

P1M1

P1M0

PSMI	DAIA	UDIH
P3M0	DATA	0B2H
P4M1	DATA	0B3H
P4M0	DATA	0B4H
P5M1	DATA	<i>0С9Н</i>
P5M0	DATA	<i>0САН</i>

P2M1	DATA	095H
<i>P2M0</i>	DATA	096H
P3M1	DATA	0B1H
<i>P3M0</i>	DATA	0B2H
P4M1	DATA	0B3H
P4M0	DATA	0B4H
P5M1	DATA	<i>0С9Н</i>
<i>P5M0</i>	DATA	0CAH

DATA

DATA

DATA

DATA

093H

094H

091H

092H

 $Car gauge_{MCU}$ Design company

Technical support₁₉₈₆₄₅₈₅₉₈₅

Selection consultant

- 653 -

END

18.4.2 PCA Capture and measure pulse width

$\rm c$ $\,$ Language code $\,$

The test operating frequency is

#include "reg51. h"			
#include "intrins. h"			
sfr			
sbit CF	CCON	-	0xd8;
sbit CR		-	CCON^7;
sbit CCF2	:	-	<i>CCON^6;</i>
sbit CCF1		=	CCON^2;
sbit CCF0	:	-	CCON^1;
sfr CMOD	-	-	CCON^0;
sfr CL		_	
sfr CH		_	0xe9;
sgr CCADM0		_	Oxda:
SJF CCAFMU		-	0xea;
SJF CCAPUL		-	0xfa;
SJr CCAP0H		-	0xf2;
sfr PCA_PWM0		-	0xdb;
sfr CCAPM1		-	0xeb;
sfr CCAP1L	:	-	0xfb;
sfr CCAP1H		=	0xf3;
sfr PCA_PWM1	:	-	0xdc;
sfr CCAPM2	-	-	
sfr CCAP2L		_	uxje;
sfr CCAP2H			u.y.,
sfr PCA_PWM2			
sfr P0M1		_	0-02-
sfr P0M0		_	0x94:
sfr P1M1		-	0x91;
sfr P1M0		-	<i>0x92;</i>
sfr P2M1		-	0x95;
sfr P2M0		-	0x96;
sfr P3M1	-	-	0xb1;
sfr P3M0		-	0xb2;
sfr P4M1		-	0xb3;
sfr P4M0		-	0xb4;
sfr P5M1	-	-	0xc9;
sfr P5M0		-	uxca;
unsigned char			
unsigned long		cnt;	Timing overflow times
unsigned long		count0;	_{PCA //} Store
unsigned long		count1;	the last captured value of the record $_{\scriptscriptstyle /\!/}$
	· · · · · · · · · · · · · · · · · · ·	iength;	Rite construction of the second secon
void PCA_Isr() intern	rupt 7		



if (CF)

{



Assembly code

The test operating frequency is

CCON	DATA	0D8H
CF	BIT	CCON. 7
CR	BIT	CCON. 6
CCF2	BIT	CCON. 2
CCF1	BIT	CCON. 1
CCF0	BIT	CCON. 0

- 655 -

LENGTH+2,A

MOV

-	656	

STC12H	Series of technical marQffaisial	websitev.STCAL.com	Car gauge MCU Design company	.Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
);					
CMOD	DATA	0D9H			
CL	DATA	0E9H			
СН	DATA	0F9H			
ССАРМО	DATA	0DAH			
CCAP0L	DATA	0EAH			
ССАРОН	DATA	0FAH			
PCA PWM0	DATA	0F2H			
CCAPM1	DATA	0DBH			
CCAPIL	DATA	0EBH			
ССАРІН	DATA	0FRH			
PCA PWM1	DATA	0F3H			
ССАРМ2	D4T4	0DCH			
CCAP2	DATA	0DCH			
CCAP2L	DATA	0ECH			
CCAP2H	DAIA	OFCH			
PCA_PWM2	DAIA	0F4H			
CNIT	D.4774	2011			
COUNTA	DAIA	20H			
COUNTI	DATA	2111	;3 bytes		
LENCTH	DATA	2411	;5 bytes		
LLIVOITI	Dana	2711	;3 bytes, (0	COUNTI-COUNTO)	
P0M1	DATA	093H			
<i>P0M0</i>	DATA	094H			
P1M1	DATA	<i>091H</i>			
P1M0	DATA	<i>092H</i>			
P2M1	DATA	095H			
P2M0	DATA	096H			
P3M1	DATA	0B1H			
<i>P3M0</i>	DATA	0B2H			
P4M1	DATA	0B3H			
P4M0	DATA	0B4H			
P5M1	DATA	<i>0С9Н</i>			
P5M0	DATA	0CAH			
	ORG	0000H			
	LJMP	MAIN			
	ORG	003BH			
	LJMP	PCAISR			
	ORG	0100H			
PCAISR:					
	PUSH	400			
	PUSH	PSW			
	INB				
	CLR	СЕ	Clear	intorrunt olan	
	INC	CF	, Clear		
		CNI	; PCA	Timing overflow times ₊₁	
CHECKCCF	:				
	JNB	CCF0,ISREXIT			
	CLR	CCF0			
	MOV	COUNT0,COUNT1	; Back	up the last captured value	
	MOV	COUNT0+1,COUNT1	+1		
	MOV	COUNT0+2,COUNT1	+2		
	MOV	COUNTI,CNT	Save	the captured value this time	
	MOV	COUNT1+1,CCAP0H	ŷ	-	
	MOV	COUNT1+2,CCAP0L			
	CLR	с	Colo	ulate the canture difference bet	tween the two times
	MOV	A,COUNT1+2		and the capture unterence bet	
	SUBB	A,COUNT0+2			
		A STATE OF A			

A Constraint of the captured pulse width A Constraint of the capture pulse width of the capture pulse capture) A Constraint of the capture pulse width of the capture pulse capture) A Constraint of the capture pulse capture pu	STC12H	Series of technical marQffilsia	websitev.STCAL.com	Car gauge _{MCU} Design company	Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
Normal Accession and accession of a series of a ser	28 					
see a conserve a conse		MOV	A,COUNT1+1			
www. LANDEL A With Control With Control W		SUBB	A,COUNT0+1			
 Autom Autom /li>		MOV	LENGTH+1,A			
Note Note Note		MOV	A,COUNT1			
Note LEVEN Leven Mail is seved is the captured pulse width exerce If If If if If If If if<		SUBB	A,COUNT0			
NUXI Note		MOV	LENGTH,A	;LENGTH	What is saved is the ca	otured pulse width
<pre>Not State The State</pre>	ISREXIT:					
Nor of a second		РОР	PSW			
NIX NOT Note ote		РОР	ACC			
NATURE NATURE		RETI				
<pre>state Note</pre>						
Nor Conserve and C	MAIN:					
Novi Novi Novi Novi Novi Novi Novi Novi		Nov	CD #CDW			
And the system diock filming interruption Not Consent Not		MOV	SP, #5FH			
<pre>state state s</pre>		MOV	P0M0, #00H			
<pre>km c constant c constant c constant c c c c c c c c c c c c c c c c c c c</pre>		MOV	P0M1, #00H			
<pre>state state s</pre>		MOV	P1M0, #00H			
 And Constant And Constant<		MOV	P1M1, #00H			
 And Constrained And Constrai		MOV	P2M0, #00H			
 More Services /ul>		MOV	P2M1, #00H			
And		MOV	P3M0, #00H			
 Norise Noris		MOV	F3M1, #00H			
Nor Factoring Nor Factoring Nor Factoring Nor Conta Nor Conta Nor Conta Nor Conta Nor Contract Nor Contract <td></td> <td>MOV</td> <td>P4M0, #00H</td> <td></td> <td></td> <td></td>		MOV	P4M0, #00H			
Not For Annual Not Car Not		MOV	P5M0 #00H			
CZR 4 GW CVX.4 GW CWX.4 GW CWX.1.4 MW		MOV	P5M1 #00H			
CK 4 MOP CNX4 MOP CONTRAL MOP		1107	1 5.011, #0011			
CR 4 NNY CNTA NNY CUSTNA NNY ENGTNA NNY ENGTNA NNY ENGTNA NNY CUSTNA NNY ENGTNA NNY ENGTNA NNY CUSTNA						
NOP CANNELLY User variable initialization NOP CONTA- NO		CLR	A			
NOP CONTRAL NOP C		MOV	CNT,A	User	variable initialization	
MOV' CONTR-1.4 MOV CONTR-2.4 MOV CONTR-2.4 MOV CONTR-1.4 MOV CONTR-1.4 MOV CONTR-1.4 MOV ENCOME MOV ENCOME MOV ENCOME MOV ENCOME MOV CONSERVA MOV		MOV	COUNT0,A			
MOV' CLIMMAEUH MOV' CLIMMAEUH MOV' CLIMMAEUH MOV' LENGTH 4 MOV' CLIMMAEUH MOV' C		MOV	COUNT0+1,A			
MOV CONTI-IA MOV CONTI-IA MOV ENGTH-IA MOV E		MOV	COUNT0+2,A			
MOV COUNTI-1.4 MOV COUNTI-2.4 MOV COUNTI-2.4 MOV LENGTH-4. MOV EXACTLA MOV CONSOUL ENGTH-2.4 MOV CONSOUL MOV CONSOUL MOV CONSOUL MOV CONSOUL MOV CLAOSIN MOV CLAOS		MOV	COUNT1,A			
MOV CONTINELA MOV LENGTHA MOV LENGTHA MOV LENGTHA MOV CONMOUNT LENGTHA MOV CONMOUNT LENGTHA MOV CONMOUNT LENGTHA MOV CONMOUNT COMMON LENGTHA MOV COMMON COMMON LENGTHA MOV COMMON LING MOV LING MOV COMMON LING MOV COMMON LING MOV LING MOV C		MOV	COUNT1+1,A			
MOV LENGTH 4 MOV LENGTH 44 MOV CONMOUT MOV CONMOUT MOV CONMOUT MOV CONMOUT MOV CLANDAGENT MOV CLANDAGENT MOV CLANDAGENT MOV CLANDAGENT MOV CLANDAGENT MOV CCLANDAGENT MOV CCLANDAGENT		MOV	COUNT1+2,A			
MOV LENGTH-1.4 MOV LENGTH-1.4 MOV CCONMONIT NOV CCONMONIT NOV CLAMMIN NOV CLAMMIN NOV CLAMMIN NOV CCAMMANIII NOV CCAMM		MOV	LENGTH,A			
MOV CCOX,#00H MOV CCOX,#00H MOV CMOD_#09H MOV CMOD_#09H MOV CL#00H MOV CCAPM0,821H MOV CCAPM0,831H MOV CAPM0,831H MOV CAPM0,831H MOV CAPM0,831H MOV CAPM0,831H MOV CAPM0,831H MOV CAPM0,831H <td></td> <td>MOV</td> <td>LENGTH+1,A</td> <td></td> <td></td> <td></td>		MOV	LENGTH+1,A			
MOV CONHOMI CONNENT PCA The clock is the system dlock Eliming interruption MOV CLAMMA CLAMA CLAMMA CLAMA CLAMMA CLAMMA CLAMMA CLAMMA CLAMMA CLAMMA CL		MOV	LENGTH+2,A			
NOV CCONHOM NOV CCONHOM NOV CLAMMA NOV CLAMMA NOV CLAMMA NOV CCAPMA,BIH NOV CCAPMA,BIH NOV CCAPMA,BIH NOV CCAPMA,BIH NOV CCAPMA,BIH NOV CCAPMA,BIH NOV CCAPMA,BIH NOV CCAPMA,BIH SETB CCAPMA,BIH NOV CCAPMA,BIH NOV CCAPMA,BIH SETB C						
MOV CONSIDER MOV CONSIDER MOV CLAUDING MOV CLAUDING MOV CLAUDING MOV CCAPMONISTIN CCAPMONISTIN MOV CCAPMONISTIN MOV CCAPMONISTIN			00001 #0000			
NOV CMOUNTRY CMOUNTRY The clock is the system clock entroning interruption NOV CL#00H NOV CH#0H NOV CCAPMO_#11H :PCA Module For/6 Bit capture mode (falling edge capture) NOV CCAPMO_#31H :PCA 0 for 16 Bit capture mode (rising edge capture) NOV CCAP0L#00H :PCA 0 for 6 Bit capture mode (edge capture) NOV CCAP0L#00H :PCA 0 for 6 Bit capture mode (edge capture) NOV CCAP0L#00H :PCA .Start SETB CR .Start PCA Timer JMP S S .Start PCA Timer		MOV	CCON,#00H	• D1^* 4	The clock is the system about	Einsing interruption
MOV CL,#007 MOV CL,#007 MOV CCAPM0,#111 MOV CCAPM0,#2114 MOV CCAPM0,#3114 SETB CR JMP S SETB FA JMP S END S		MOV	смор,#09Н	;rtA	The Clock is the system clock	
NOV CCAPMO,#11H :PCA Module For 16 Bit capture mode (falling edge capture) : MOV CCAPMO,#21H :PCA 0 for 16 Bit capture mode (rising edge capture) : MOV CCAPMO,#31H :PCA imodule module module for 16 Bit capture mode (resing edge capture) MOV CCAPMO,#31H :PCA imodule module for 16 Bit capture mode (edge capture) MOV CCAPOH,#00H :PCA imodule module for 16 Bit capture mode (edge capture) SETB CR .Start PCA Timer JMP \$ S S S		MOV	CL,#00H			
MOV CCAPM0,#21H ;PCA Module For/6 Bit capture mode (failing edge capture) ; MOV CCAPM0,#31H ;PCA 0 for 16 Bit capture mode (rising edge capture) ; MOV CCAPM0,#31H ;PCA 0 for 76 Bit capture mode (edge capture) MOV CCAPM0,#31H ;PCA indule module module for 76 Bit capture mode (edge capture) MOV CCAP01,#00H ;PCA ;Start PCA Timer SETB CR ;Start PCA Timer JMP S S S S S		MOV				
i MOV CCAPM0,#IH iPCA 0 for 16 Bit capture mode (rising edge capture) i MOV CCAPM0,#31H iPCA imodule module MOV CCAP01,#00H ifOr 16 Bit capture mode (edge capture) SETB CR iStart SETB EA		MOV	CCAPM0,#IIH	;PCA	Module For16 Bit capture mo	de (falling edge capture)
i NOV CCAPMU,BIH NOV CCAPOL,#00H NOV CCAPOL,#00H SETB CR SETB EA	;	MOV	CCAPM0,#21H	;PCA	for ¹⁶ Bit capture mo module module	de (rising edge capture)
MOV CCAPOL,0001 MOV CCAPOL,0001 SETB CR SETB EA	;	MOV	CCAPAU,#31H	;PCA	["] for ¹⁶ Bit capture mo	de (edge capture)
ADV CCAPUT, MON SETB CR SETB EA		MOV	CC 4Doll #0011			
SETB EA JMP S END		NUV	CP			
SEID EA JMP S END		SETB	CK Et	,Start	PCA Timer	
JMP S END		SEIB	LA			
JMP S END						
END		JMP	\$			
END						
		END				

18.4.3 PCA realize 16 Bit software timing
Technical support 19864585985

Selection consultant 13922805190

c Language code

The test operating frequency is 11.0592MHz

#include "reg51. h"

#include "intrins. h"

#define			
sfr CCON	<i>T50HZ</i>		(11059200L/12/2/50)
sbit CF			
sbit CR		=	0xd8;
shit CCF2		=	CCON^7;
dia CCE1		-	CCON^6;
		_	CCON*1:
SDITCCFU		-	CCON^0;
sfr CMOD		-	0xd9;
sfr CL		=	0xe9;
sfr CH		=	0xf9;
sfr CCAPM0		=	0xda;
sfr CCAP0L		=	0xea;
sfr CCAP0H		=	0xfa;
sfr PCA_PWM0		-	0xf2;
sfr CCAPM1		_	Oxab;
sfr CCAP1L		_	0xfb:
sfr CCAP1H		-	0xf3;
sfr PCA_PWM1		-	0xdc;
sfr CCAPM2		=	0xec;
sfr CCAP2L		=	0xfc;
ofr CC AP2H		=	0xf4;
sjr PCA_PWM2			
sfr P0M1		=	0x93;
sfr P0M0		=	0x94;
sfr P1M1		=	0x91;
sfr P1M0		-	0x92;
sfr P2M1		_	0x96;
sfr P2M0		-	0xb1;
sfr P3M1		-	0xb2;
sfr P3M0		=	0xb3;
sfr P4M1		=	0xb4;
sfr P4M0		=	0xc9;
sfr P5M1		=	0xca;
sfr P5M0			
sbit P10		-	<i>P1^0</i> ;
unsigned int			
9		value;	

void PCA_Isr() interrupt 7 {

- *CCF0* = *0*;
- CCAP0L = value;
- CCAP0H = value >> 8;
- *value* += *T50HZ*;
- *P10 = ! P10;*
- 1
- void main()
- 1

"Test port



	P0M0 = 0x00;		
	P0M1 = 0x00;		
	PIM0 = 0x00;		
	PIMI = 0x00;		
	$P2M\theta = \theta x \theta \theta;$		
	P2M1 = 0x00;		
	$P3M\theta = \theta x \theta \theta;$		
	P3M1 = 0x00;		
	$P4M\theta = \theta x \theta \theta;$		
	P4M1 = 0x00;		
	P5M0 = 0x00;		
	P5M1 = 0x00;		
	$CCON = \theta x \theta \theta;$		
	$CMOD = \theta x \theta \theta;$		
	$CL = \theta x \theta \theta;$	//PCA	The clock is the system clock _{/12}
	CH = 0x00;		
	<i>CCAPM0 = 0x49;</i>		
		//PCA	₀ The module isBit timer mode
	value = T50HZ;		
	CCAP0L = value;		
	CCAP0H = value >> 8;		
	value += T50HZ;	_	
	CR = 1;	Start	PCA Timer
	EA = I;		
	while (1);		
1	(AL	

Assembly code

The lest operat	ing frequency is		
ý T	- 11.0592MHz		
CCON	DATA	0D8H	
CF	BIT	CCON.	
CR	BIT	7	
CCF2	BIT	CCON. 6 CCON.	
CCF1	BIT	2 CCON.	
CCF0	BIT	1 CCON.	
СМОД	DATA	0 0D9H	
CL	DATA	<i>0Е9Н</i>	
СН	DATA	огун	
ССАРМО	DATA	0DAH	
CCAP0L	DATA	0EAH	
ССАРОН	DATA	0FAH	
PCA_PWM0	DATA	0F2H	
CCAPM1	DATA	0DBH	
CCAP1L	DATA	0EBH	
ССАРІН	DATA	0FBH	
PCA_PWM1	DATA	оғзн	
CCAPM2	DATA	0DCH	
CCAP2L	DATA	0ECH	
ССАР2Н	DATA	0FCH	
PCA_PWM2	DATA	0F4H	
<i>T50HZ</i>	EQU	2400H ;110:	9200/12/2/50
<i>P0M1</i>	DATA	093H	
РОМО	DATA	094H	
PIM1	DATA	<i>091H</i>	

STC12H Series of 1	technical ma rutais ia	Websitev.STCAL.com	
3101211 301103 011		WCDSMCW.SICALCOM	

092H P1M0 DATA DATA 095H P2M1 DATA P2M0 096H **P3M1** DATA 0**B**1H P3M0 DATA 0B2H P4M1 DATA 0B3H P4M0 DATA 0B4H P5M1 DATA *0С9Н* P5M0 DATA *0САН*

ORG 0000H LJMP MAIN ORG 003BH LJMP PCAISR

PCAISR:

	ORG	0100H	
1	PUSH	ACC	
1	PUSH	PSW	
(CLR	CCF0	
1	MOV	A,CCAP0L	
-	4DD	A,#LOW T50HZ	
1	MOV	CCAP0L,A	
1	MOV	А,ССАР0Н	
1	ADDC	A,#HIGH T50HZ	
1	MOV	ССАРОН,А	
0	CPL	<i>P1.0</i>	The flashing frequency of the test port is
1	РОР	PSW	
1	РОР	ACC	
1	RETI		

Car gauge Design company

Technical support 19864585985

MAIN:

MOV	SP, #5FH		
MOV	P0M0, #00H		
MOV	<i>P0M1, #00H</i>		
MOV	P1M0, #00H		
MOV	P1M1, #00H		
MOV	P2M0, #00H		
MOV	P2M1, #00H		
MOV	P3M0, #00H		
MOV	<i>P3M1</i> , #00H		
MOV	P4M0, #00H		
MOV	P4M1, #00H		
MOV	<i>P5M0, #00H</i>		
MOV	<i>P5M1, #00H</i>		
MOV	CCON,#00H		
MOV	CMOD,#00H	;PCA	The clock is the system clock _{/12}
MOV	СL,#00Н		
MOV	СН,#0Н		
MOV	CCAPM0,#49H	;PCA	module g for 16 Bit timer mode
MOV	CCAP0L,#LOW T50HZ		
MOV	CCAP0H,#HIGH T50HZ		
SETB	CR	Start	PCA Timer
SETB	EA	, 	
JMP	\$		
END			
LIND			

Shenzhen Guoxin Artificial Intelligence Coomastic distributor phone numbers

- 660 -

Selection consultant 13922805190

18.4.4 PCA Output high-speed pulse

c Language code

The test operating frequency is

#include "reg51. h" #include "intrins.h" #define T38K4HZ (11059200L/2/38400) sfr CCON sbit CF 0xd8; sbit CR CCON^7; = sbit CCF2 CCON^6; = sbit CCF1 CCON^2; = sbit CCF0 CCON^1; = sfr CMOD CCON^0; = sfr CL 0xd9; = 0xe9; sfr CH = = 0xf9; sfr CCAPM0 = 0xda; sfr CCAP0L = 0xea; sfr CCAP0H = 0xfa; sfr PCA_PWM0 = 0xf2; sfr CCAPM1 = 0xdb: sfr CCAP1L = 0xeb; sfr CCAP1H = 0xfb; sfr PCA_PWM1 = 0xf3; = 0xdc; sfr CCAPM2 0xec; = sfr CCAP2L = 0xfc; sfr CCAP2H = 0xf4; sfr PCA_PWM2 sfr P0M1 sfr P0M0 0x93; sfr P1M1 0x94; sfr P1M0 0x91; sfr P2M1 0x92; sfr P2M0 0x95; sfr P3M1 0x96: sfr P3M0 -0xb1; 0xb2; = sfr P4M1 0xb3; = sfr P4M0 = 0xb4; sfr P5M1 = 0xc9; sfr P5M0 _ 0xca. unsigned int

void PCA_Isr() interrupt 7

- CCF0 = 0; CCAP0L = value; CCAP0H = value >> 8;
- *value* += *T38K4HZ*;
- -}

1

value;

- 661 -

void mair	10		
1			
	P0M0 = 0x00;		
	P0M1 = 0x00;		
	PIM0 = 0x00;		
	<i>P1M1 = 0x00;</i>		
	P2M0 = 0x00;		
	P2M1 = 0x00;		
	P3M0 = 0x00;		
	$P3M1 = \theta x \theta \theta;$		
	$P4M0 = \theta x 00;$		
	$P4MI = \theta x \theta \theta;$		
	$P5M0 = \theta x 00;$		
	$P5M1 = \theta x \theta \theta;$		
	$CCON = \theta x \theta \theta;$		
	$CMOD = \theta x \theta s;$		
	CL = 0x00;	//PCA	The clock is the system clock
	CH = 0x00;		
	CCAPM0 = 0x4d;		
		//PCA	^{<i>^ol</i>} The module is Bit timer mode and enable pulse output
	value = T38K4HZ;		
	CCAP0L = value;		
	CCAP0H = value >> 8;		
	<i>value</i> += <i>T38K4HZ</i> ;	Start	ng (Timer
	<i>CR</i> = 1;	Jotan	PCA TIMET
	EA = 1;		
	while (1);		
,			
1			

Car gauge MCU Design company

Technical support 19864585985

Selection consultant₁₃₉₂₂₈₀₅₁₉₀

Assembly code

STC12H

Series of technical marQffilsial websitev.STCAL.com

The test operation	ng frequency is		
,	11.0392/0112		
CCON	DATA	0D8H	
CF	BIT	CCON.	
CR	BIT	7	
CCF2	BIT	CCON. 6 CCON.	
CCF1	BIT	2 CCON.	
CCF0	BIT	1 CCON.	
CMOD	DATA	0 0D9H	
CL	DATA	0E9H	
СН	DATA	0F9H	
ССАРМО	DATA	0DAH	
CCAPOL	DATA	0EAH	
ССАРОН	DATA	0FAH	
PCA_PWM0	DATA	0F2H	
CCAPM1	DATA	0DBH	
CCAPIL	DATA	0EBH	
ССАРІН	DATA	0FBH	
PCA_PWM1	DATA	0F3H	
CCAPM2	DATA	0DCH	
CCAP2L	DATA	0ECH	
ССАР2Н	DATA	0FCH	
PCA_PWM2	DATA	0F4H	
T38K4HZ	EQU	90Н ;	11059200/2/38400

-	663	-

DAIA	00211			
DATA	0B3H			
DATA	0B4H			
DATA	<i>0С9Н</i>			
DATA	0CAH			
ORG	0000H			
LIMP	MAIN			
ORG	003RH			
	DC AISD			
	I CAISK			
ORG	0100H			
DUCU	400			
rusn	DSW .			
PUSH	CCEA			
CLR				
MOV	A,CCALOL			
ADD	A,#LOW T38K4HZ			
MOV	CCAP0L,A			
MOV	А,ССАРОН			
ADDC	A,#HIGH T38K4HZ			
MOV	ССАРОНА			
POP	PSW			
РОР	400			
RETI	Att			
MOV	SP #5FH			
MOV				
MOV	PONT HOOT			
MOV				
MOV	P1M0, #00H			
MOV	P1M1, #00H			
MOV	<i>P2M0, #00H</i>			
MOV	<i>P2M1</i> , #00H			
MOV	P3M0, #00H			
MOV	P3M1, #00H			
MOV	P4M0, #00H			
MOV	P4M1, #00H			
MOV	<i>P5M0, #00H</i>			
MOV	<i>P5M1, #00H</i>			
MOV	CCON,#00H			
MOV	CMOD,#08H ;P	CA	The clock is th	ne system clock
MOV	CL,#00H			
MOV	СН,#0Н			
MOV	CCAPM0,#4DH	C.4	module a for 14	Dit times made and enable sules autout
MOV	;P	LA	16 Insource () 101 16	bit unier mode and enable pulse output
MUV	CCAP0L,#LOW T38K4HZ			
MOV	CCAP0H,#HIGH T38K4HZ			
SETB	<i>CR</i> ,S	start	PCA Timer	
SETB	EA			
JMP	\$			

РОМО	DATA	<i>094H</i>
P1M1	DATA	<i>091H</i>
<i>P1M0</i>	DATA	<i>092H</i>
P2M1	DATA	095H
P2M0	DATA	096H
P3M1	DATA	0B1H
<i>P3M0</i>	DATA	0B2H
P4M1	DATA	0B3H
P4M0	DATA	0B4H
P5M1	DATA	<i>0С9Н</i>
<i>P5M0</i>	DATA	<i>0САН</i>

DATA

P0M1

PCAISR:

MAIN:

093H

Technical support

Selection consultant₁₃₉₂₂₈₀₅₁₉₀

END

18.4.5 PCA Extended external interrupt

$\rm c$ $\,$ Language code $\,$

The test operating frequency is

#include "reg51. h"			
#include "intrins. h"	"		
sfr			
sbit CF	CCON	=	0xd8;
sbit CR		=	CCON^7;
sbit CCF2		=	CCON^6;
sbit CCF1		=	CCON^2;
sbit CCF0		=	CCON^1;
sfr CMOD		_	
sfr CL		_	0x09;
sfr CH		=	0x(9;
of CCAPMO		=	Oxda;
SJI CCALINO		=	0xea;
SJFCCAPUL		=	0xfa;
SJr CCAP0H		=	0xf2;
sfr PCA_PWM0		=	0xdb;
sfr CCAPM1		=	0xeb;
sfr CCAP1L		=	0xfb;
sfr CCAP1H		=	0xf3;
sfr PCA_PWM1		=	Oxdc;
sfr CCAPM2		=	0xec;
sfr CCAP2L		=	0xfc;
sfr CCAP2H		=	0xf4;
sfr PCA_PWM2			
sfr P0M1			
sfr P0M0		=	0x93;
sfr P1M1		=	0x94;
sfr P1M0		-	0x91;
sfr P2M1		_	0x92; 0x95:
sfr P2M0		=	0x96:
sfr P3M1		_	0xb1;
sfr P3M0		=	0xb2;
sfr P4M1		=	0xb3;
sfr P4M0		=	0xb4;
ofr PSM1		-	0xc9;
of DSM0		=	0xca;
syr F SMU			
SDU PIU		_	P1^0:

void PCA_Isr() interrupt 7

- { *CCF0* = 0;
 - *P10 = ! P10;*
- 1
- void main()

STC12H	Series of technical marQf#isial websitev.STCALcom	Car gauge _{MCU} Design company	Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant
1				
	P0M0 = 0x00;			
	P0M1 = 0x00;			
	PIM0 = 0x00;			
	PIMI = 0x00;			
	$P2M\theta = \theta x \theta \theta;$			
	$P2M1 = \theta x \theta \theta;$			
	P3M0 = 0x00;			
	P3M1 = 0x00;			
	P4M0 = 0x00;			
	P4M1 = 0x00;			
	P5M0 = 0x00;			
	P5M1 = 0x00;			
	$CCON = \theta x \theta \theta;$			
	CMOD = 0x08;	//PCA	The clock is the system clock	
	$CL = \theta x \theta \theta;$			
	CH = 0x00;			
	CCAPM0 = 0x11;	Extend	ded external port Interrupt port	for falling edgeccpo
//	CCAPM0 = 0x21;	Extend	ded external menupt port for risin	ng edge
//	CCAPM0 = 0x31;	Extend	ded externals ported ge interrupt	port
	<i>CCAP0L</i> = <i>0</i> ;			
	ССАР0Н = 0;	Start	PCA Timer	
	<i>CR</i> = 1;	//=		
	<i>EA</i> = 1;			
	while (1);			
)				
11				

Assembly code

The	test oper	atino f	requency	ris
;			11.0592MHz	

CCON	DATA	0D8H
CF	BIT	CCON.
CR	BIT	7
CCF2	BIT	CCON. 6 CCON.
CCF1	BIT	2 CCON.
CCF0	BIT	1 CCON.
CMOD	DATA	0 0D9H
CL	DATA	0E9H
СН	DATA	0F9H
CCAPM0	DATA	0DAH
CCAP0L	DATA	0EAH
ССАРОН	DATA	0FAH
PCA_PWM0	DATA	0F2H
CCAPM1	DATA	0DBH
CCAPIL	DATA	0EBH
ССАРІН	DATA	0FBH
PCA_PWM1	DATA	0F3H
CCAPM2	DATA	0DCH
CCAP2L	DATA	0ECH
ССАР2Н	DATA	0FCH
PCA_PWM2	DATA	0F4H
<i>P0M1</i>	DATA	<i>093H</i>
РОМО	DATA	<i>094H</i>
P1M1	DATA	<i>091H</i>
<i>P1M0</i>	DATA	<i>092H</i>

- 665 -

STC12H	Series of technical marQfáilsia	I websitev.STCAL.com	Car gauge MCU Design company	.Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant
P2M1	DATA	095H			
P2M0	DATA	096H			
P3M1	DATA	0B1H			
P3M0	DATA	0B2H			
P4M1	DATA	0B3H			
P4M0	DAIA	064H			
P5M1 P5M0	DATA	осун			
1 5,000	DAIA	<i>JCAII</i>			
	ORG	0000H			
	LJMP	MAIN			
	ORG	003BH			
	LJMP	PCAISK			
	ORG	0100H			
PCAISR:					
	CLR	CCF0			
	CPL	P1.0			
	RETI				
MAIN:					
	MOV	SP, #5FH			
	MOV	Р0М0, #00Н			
	MOV	<i>P0M1, #00H</i>			
	ΜΟΥ	P1M0, #00H			
	ΜΟΥ	<i>P1M1, #00H</i>			
	MOV	P2M0, #00H			
	MOV	P2M1, #00H			
	ΜΟΥ	<i>P3M0, #00H</i>			
	MOV	P3M1, #00H			
	MOV	P4M0, #00H			
	MOV	P4M1, #00H			
	MOV	P5M1 #00H			
	MOV	CCON,#00H			
	ΜΟΥ	CMOD,#08H	;PCA	The clock is the system cloc	k
	MOV	CL,#00H			
	MOV	СН,#0Н			
	MOV	CCAPM0,#11H	, Ext e	ended external port Interrupt po	ort for falling edgeccpo
;	MOV	CCAPM0,#21H	Ext	ended extern thiteort upt port for r	ising edge
;	MOV	CCAPM0,#31H	Ext	ended extern都构redge interru	pt port
	MOV	CCAP0L,#0	,		
	MOV	ССАРОН,#0			
	SETB	CR	,Start	PCA Timer	
	SETB	EA			
	JMP	\$			
	END				

Synchronous serial peripheral interface 19

STC12H A high-speed serial communication interface is integrated inside the seifes of microcontration of full-duplex high-speed synchronization bus. STC12H Series integrated SPI The interface provides two operating modes: master mode and slave mode.

19.1 SPI Related registers

symbol	description	address	Bit address and symbol							Beset value	
Symool			B7	B6	B5	B4	B3	B2	B1	B0	
SPSTAT	SPI Status register	CDH	SPIF	WCOL	÷	·	·	•	·	· ·	00xx,xxxx
SPCTL	SPI Control register	СЕН	SSIG	SPEN	DORD	MSTR	CPOL	СРНА	SPR[1:0]		0000,0100
SPDAT	SP1 Data register	CFH	0								0000,0000

19.1.1 SPI Status register (SPSTAT)

synnhadss	B7	B6	В5	B4	B3	B2	B1	B0
SPSTAT	SPIF	WCOL		· · .	-		-	

 $_{SPIF}$: $_{SI}$ Interrupt flag.

When sending and receiving is complete

^{SS} The change in the pin level makes the main of the device/When the slave mode changes, this flag

will also be automatically set to the time by the hardware, due too, To mark a change in the device mode.

Note: This flag must be written to this bit by the user through gettine gero.

Write the conflict flag.

SPDAT When registering, the hardware puts this location.

Note: This flag must be written to this bit by the user through software to clear it.

- 667 -

Technical support

19.1.2 SPI Control register (SPCTL) , SPI Speed control

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0	
SPCTL	СЕН	SSIG	SPEN	DORD	MSTR	CPOL	СРНА	SPR[1:0)]	
_{SS SSI} Pin detersmine master or ₁ : Ignore	Thon co s whether th a slave Pin func	ntrol bit e device is a ction, use ss	ISTR Determi	ne whether ti	he device is	a master	or a slave			ų.
SPEN : SPI	Enable contro	ol bit								
$_0$: Closed	functionSP function SPI	1								
DORD : SPI	Data bit tran	smission _/ Orc	ler of reception							
: Send fire	st _/ The high		_{MSB})							
position o	of the receive st _/ The low bit	ed data(0 t of the	LSB)							
MSTR received of	data (: devic	e master, Set	the host							
mode from	n the mode s	selection bit :								
lf you s	_{รรเศ} =, theก	ss The p	in must be high	and set MST	R for 1					
set the sla	aye _{ssig} , You on	ly need to se	t MSTR 1	or (ignore _{ss}	The level	of the pin)			
mode :										
Ruo	ssig =, then	ss The p	in must be low	(with MSTR	Position i	ndepende	ent)			
Ruo = 1SSIG	, You only ne	ed		or (ignore _{ss}	pinLevel)					
CPOL: to set	t the clock									
0: þØkar	nhedidlel ^{, sca}	LIKK	The fron	t clock edge	is the rising	edge, and	d the rear o	clock edge is	the falling ec	lge
1 : SCLK	High wher	n idle , _{SCLK}	. The fro	nt clock edge	e is the fallin	ıg edge, a	nd the rea	^r clock edge	is the rising ϵ	edge.
CPHA [:] SPI	Clock phase	control								
Must SSI	The pin	is low and dr	ives the first bi	t of da ta[⊥]ă nd	is he rearsol	ock edge	changes th	ne data, and t	the front cloc	k edge sample
: The dat	a is in _{The fr}	ont clock od	no is driven, en	d the rear ele-	ok odgo io o	amplad				

1: The data is in state front clock edge is driven, and the rear clock edge is sampled

SPR[1:0]: SPI Clock frequency selection

SPR[1:0] SCLK	frequency
00	SYSclk/4
01	SYSclk/8
10	SYSclk/16
11	SYSclk/32

19.1.3 SPI Data register (SPDAT)

symbol	address	B7	B6	В5	B4	B3	B2	B1	B0
SPDAT	CFH								

SPI send/Receive data buffer.

Technical support

Selection consultant₁₃₉₂₂₈₀₅₁₉₀

Communication method 19.2

SPI SPI The communication methods usually have Type: single master and single slave (one host device is con**Macteal to asterstandestevec(t)** vo devices connection, the device and each other are the host and slave), single master and multiple slaves (one host device is connected to multiple slave)

19.2.1 Single master single slave

Two devices are connected, one of which is fixed as the host

and the other is fixed as the slave. Host settings : Set to , MSTR Set to, fixed as the host mode. The host can use any port to connect to the slave's

Pin, lower

The foot can enable the slave ss

the slave setting of the slave : The pin is used as the chip selection signal of the slave. $_{\rm SSSSIG\,0}$ Set to , $_{\rm SS}$

The configuration diagram of the single master and single slave connection is shown below :



Single master single slave configuration

- 669 -

19.2.2 Mutual master and slave

The two devices are connected, and the master and slave are not fixed.

- Setting method: When both devices are initialized^{SS} they and set set to _{MSTR} ¹Set to, and will ^{SS} The foot is set to a two-way port The mode output is high. At this time, when both ^{SS} The host mode. When one of the devices needs to start the transn devices do not ignore the in **Fine**, **pine** is caset sertilet to it power of the output is low, ^{SUII} ingcth, so pipe other is sone The device is forcibly set to slave mode.
- Setting method: Both devices will set themselves to ignore when the start in the initialized both and a set to a start the transmission, first the levels of the pin, if it is high at the time , Just set yourself to ignore the main mode, and you can transfer data. ss

The mutual master-slave connection configuration diagram is shown below :



Mutual master and slave configuration

19.2.3 Single master and multiple slaves

Multiple devices are connected, one device is fixed as the host, and

the other device is fixed as the slave. Host settings : Set to , MSTR Set to, fixed as the host mode. The host can use any port to connect each pin separately,

A slave ss and pull down the pin of one of the slaves to enable the corresponding slave equipment. ss

Slave settings : sside 0 Solution sside 1 Similar sside 1 S

The configuration diagram of the single master and multiple slave connection is shown below :



Single master and multiple slaves configuration

	Control			Communication			description			
SPEN	bit ssig	MSTR	ss	port miso	MOSI	SCLK				
0	x	x	x	Input in	out	Input	Function, Mannoff Sept K	All are ordinary		
1	0	0	0	output i	nput high	input	Slave mode, and the slave mode			
1	0	0	1	impedar	ce input	input	is selected, but the slave mode]	
1	0	1→0	0	output	input	input	is not selected, it is not selected, it is not selected, it is not ignored ¹ For When the pin is pulled down , _{MSTR} waleased The working mode will be passively set to	the host mode, it w I by the hardware, slave mode	ill be automatio	
	0			input	High im	peldigtcim	pelabantomoode, idle			
					output	output	state host mode,			
1	1	0	x	Output	input	input	active state slave			
1	1	1	x	input	output	output	mode host mode		1	

19.3 configuratise

Precautions for slave mode :

when
CPHA = time0,
SSIGMust be (that is, cannot be ignored.At the beginning of each serial byte, the from the pinuist be pulled ssLow, and must be reset to high after the serial byte is sent.
Otherwise, it will result in a write conflict error.
CPHA=0 and SSIG=1At the beginning of each serial byte, the from the pinuist be pulled ssThe operation at the time is not defined.

 $w_{PHA}^{\text{when}} = time_{1, SSIG}^{\text{when}}$ Can be set (that is, feet can be ignored). $i_{SIG}^{\text{mass}} = - i_{SS}^{0}$ The foot can be protected between continuous tra Valid (that is, it has been fixed to a low level). This method is suitable for fixed single-master and single-slave systems.

Precautions for host mode :

In SPI In, the transmission is always started by the host of the host. MISO MISO

After transferring a byte, _{SPI} The clock generator stops, and the transmission completion flag (If the interrupt is enabled, it will proc Give birth to an interruption. Master and slatites two shift registers can be seen as one¹⁶ Bit cyclic shift register. When the data is from While the master shifts and transmits to the slave, the data also moves in in the opposite direction. This means that in a shift cycle, the data of the master and slave are exchanged with each other.

pass _{SS} Change mode

 if
 spen=1 · SSIG=0
 and MSTR=1 · SPI
 Enable it as the host mode, and Wile feet can be configured as input mode or quasi-du

 To the mouth mode. In this case, another host can drive the pin low, thereby selecting the device to
 Slave and send it to it spi

 send data. To avoid competing for the bus , SPI The system clears the slave to zero , MOSI and MSTR SCIFFORCe it to input mode, and

 MISO
 Then it becomes the output mode, and the san feagure sition.

The user software must always be**TitigHt**it is detected, if the bit is passively cleared by a slave selecting an action, and the user wants to will SPI As the host, you must reset MSTR Bit, otherwise it will always be in slave mode.

Write conflict

^{SPI} It is single buffered when sending and double buffered when receiving. In this way, new data cannot be written until the previous to

Technical support

Enter the shift register. When the data register is sent^sduking th**U bran sumisationing recesse** operations wild indicate the occurrence of data Write conflict error. In this case, the currently sent data continues to be sent, and the newly written data will be lost.

When a write conflict is detected on a host or slave, it is rare for a host to have a write conflict because the host has full control over dat transmission. However, a write conflict may occur from the slave, because when the host starts the transmission, the slave cannot control it.

When receiving data, the received data is transferred to a parallel reading data buffer, which will release the shift register for the next data reception. But it must be removed from the data register before the next character is completely moved inRead out the received data, otherwise, the previous received data will be lost.

WCOL It can be cleared by writing "1" to it through the software.

School

19.4 Data mode

^{SPI} Clock phase control bit^{CPHA} Allows the user to set the clock edge when the data is sampled and changed. Clock polarity bit Let the user set the clock polarity. The legend below shows the different clock phases**Cond polarity** is a sampled and changed.



Sample program 19.5

SPI Single master single slave system host program (interrupt mode) 19.5.1

c Language code

The test operating frequency is

#include "reg51. h" #include "intrins.h" sfr SPSTAT 0xcd; sfr SPCTL _ 0xce; sfr SPDAT = 0xcf; sfr IE2 0xaf; 0x02 #define ESPI sfr P1M1 0x91; = sfr P1M0 0x92; sfr P0M1 0x93; sfr P0M0 0x94; 0x95; sfr P2M1 -0x96: sfr P2M0 0xb1; sfr P3M1 0xb2; sfr P3M0 _ 0xb3; sfr P4M1 = 0xb4; _ 0xc9; sfr P4M0 0xca. sfr P5M1 sfr P5M0 P1^0: = sbit SS P1^1; sbit LED bit busy; void SPI_Isr() interrupt 9 1 Clear interrupt SPSTAT = 0xc0;*SS* = 1; sign Pull up the pin busy = 0;slave "Test port *LED* = ! *LED*; 3 void main() 1 P0M0 = 0x00;P0M1 = 0x00;P1M0 = 0x00; $P1M1 = \theta x \theta \theta;$ P2M0 = 0x00; $P2M1 = \theta x \theta \theta;$ P3M0 = 0x00; $P3M1 = \theta x \theta \theta;$ P4M0 = 0x00; $P4M1 = \theta x \theta \theta;$ P5M0 = 0x00;P5M1 = 0x00;

Shenzhen Guoxin Artificial Intelligence Co., Ltd. Domestic distributorphone:number

- 675 -



Assembly code

-The test operating frequency is-11.0592MHz SPSTAT DATA 0CDH SPCTL DATA 0CEH **SPDAT** DATA 0CFH IE2 DATA 0AFH ESPI EQU 02H BUSY BIT 20H. SS BIT 0 P1.0 LED BIT P1.1 DATA 091H PIM1 DATA 092H P1M0 **P0M1** DATA 093H P0M0 DATA 094H P2M1 DATA 095H **P2M0** DATA 096H **P3M1** DATA 0B1H **P3M0** DATA 0B2H P4M1 DATA 0B3H P4M0 DATA 0B4H P5M1 DATA *0С9Н* P5M0 DATA 0CAH ORG 0000H LJMP MAIN ORG 004BH LJMP SPIISR ORG 0100H SPIISR: Clear interrupt sign мои SPSTAT,#0C0H SETB Pull up the slawe pin SS BUSY CLR CPL LED RETI

- 676 -

STC12H	Series of technical marQfails	al websitev.STCAL.com		lechnical support	Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
MAIN:					
	MOV	SP, #5FH			
	MOV	P0M0, #00H			
	MOV	P0M1, #00H			
	MOV	P1M0, #00H			
	MOV	P1M1, #00H			
	MOV	P2M0, #00H			
	MOV	P2M1, #00H			
	MOV	<i>P3M0, #00H</i>			
	MOV	P3M1, #00H			
	MOV	P4M0, #00H			
	MOV	P4M1, #00H			
	MOV	<i>P5M0, #00H</i>			
	MOV	<i>P5M1, #00H</i>			
	SETB	LED			
	SETB	SS			
	CLR	BUSY			
				II I Fachla	
	MOV	SPCTL,#50H	Cloar in	Host mode ; Enable SPI	
	MOV	SPSTAT,#0C0H			
	MOV	IE2,#ESPI	Enable SP	PI interrupt	
	SEIB	LA			
LOOP:					
	JB	BUSY,\$			
	SETB	BUSY			
	CLR	SS		pin, Pull down the sla	ave _{ss}
	MOV	SPDAT,#5AH	Send te	st data	
	JMP	LOOP			
	END				
<u> </u>					

19.5.2 SPI Single master single slave system slave program (interrupt mode)

c Language code

The test operating frequency is

#include "reg51. h"		
#include "intrins. h"		
sfr		
SPSTAT sfr SPCTI	=	0xcd;
SF SF CFL	=	0xce;
sfr SPDAT	=	0xcf;
sfr IE2	=	0xaf;
#define ESPI		0x02
sfr P1M1		
sfr P1M0	=	0x91;
sfr P0M1	=	0x92;
sfr P0M0	=	0x93;
	=	0x94;
sjr P2M1	=	0x95;
sfr P2M0	=	0x96;
sfr P3M1	=	0xb1;
sfr P3M0	=	0xb2;



Assembly code

The test operating frequency is

SPSTAT	DATA	0CDH
SPCTL	DATA	<i>0СЕН</i>
SPDAT	DATA	0CFH
IE2	DATA	0AFH
ESPI	EQU	02H
LED	BIT	P1.1
P1M1	DATA	091H
<i>P1M0</i>	DATA	092H
<i>P0M1</i>	DATA	093H
<i>P0M0</i>	DATA	094H
P2M1	DATA	095H
P2M0	DATA	096H
P3M1	DATA	0B1H
<i>P3M0</i>	DATA	0B2H
P4M1	DATA	0B3H
P4M0	DATA	0 B4H

STC12H	Series of technical marQfailsia	al websitev.STCAL.com	Car gauge MCU Design company	.Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
12					
P5M1	DATA	0С9Н			
P5M0	DATA	0CAH			
	ORG	0000H			
	LJMP	MAIN			
	ORG	004BH			
	LJMP	SPIISR			
	ORG	0100H			
CDIICD.	UNU UNU	010011			
51 115K.				termint sign	
	MOV	SPSTAT,#0C0H	Clear II		
	MOV	SPDAT,SPDAT	; Pass ti	he received data back to the	host
	CPL	LED			
	<u>KE II</u>				
MAIN:					
	MOV	SP, #5FH			
	MOV	<i>P0M0, #00H</i>			
	MOV	P0M1, #00H			
	MOV	P1M0, #00H			
	MOV	P1M1, #00H			
	MOV	P2M0, #00H			
	MOV	P2M1, #00H			
	MOV	P3M0, #00H			
	MOV	P3M1, #00H			
	MOV	P4M0, #00H			
	MOV	P4M1, #00H			
	MOV	P5M0, #00H			
	MOV	P5M1, #00H			
	MOV	SPCTL,#40H		Slave mode , ^{Enable} _{SPI}	
	MOV	SPSTAT,#0C0H	Clear in	iterrupt sign	
	MOV	IE2,#ESPI	Enable S	PI interrupt	
	SETB	EA			
	JMP	s			
	END				

19.5.3 SPI Single master single slave system host program (query method)

c Language code

The les	t operating fre	equency is	
//	11.	0592MHz	
#include "reg5	1. h"		
#include "intri	ns. h"		
sfr			
of DIMO	P1M1	=	0x91;
SJT F1MU			
sfr P0M1		=	0x92;
3/110.011			002.
sfr P0M0		-	0.895;
		=	0x94;
sfr P2M1			
		=	0x95;
sfr P2M0			
		=	0x96;
sfr P3M1		_	Arb1.
			0.101,
sfr P3M0		=	0xb2;

STC12H	Series	of	technical	mar Qfáils ial	v

websitev.STCAL.com Car gauge Car gau

Technical support₁₉₈₆₄₅₈₅₉₈₅

Selection consultant 13922805190

sfr	P4M1	=	0xb3;
sfr	P4M0	=	0xb4;
sfr	P5M1	=	0xc9;
sfr	P5M0	=	0xca;
sfr	SPSTAT	=	0xcd;
sfr	SPCTL	=	0xce;
sfr	SPDAT	=	0xcf;
sfr	IE2	=	0xaf;
#define	ESPI		0x02
sbit	SS	=	<i>P1^0;</i>
sbit	LED	=	<i>P1^1</i> ;

void main()

1



Assembly code

-The test operating frequency is-. 11.0592MHz SPSTAT DATA 0CDH **SPCTL** DATA 0CEH **SPDAT** DATA 0CFH IE2 DATA 0AFH ESPI EQU 02H SS BIT P1.0 LED BIT P1.1

- 680 -

P1M1	DATA	<i>091H</i>	
<i>P1M0</i>	DATA	092H	
P0M1	DATA	093H	
<i>P0M0</i>	DATA	094H	
P2M1	DATA	095H	
<i>P2M0</i>	DATA	096H	
P3M1	DATA	0B1H	
<i>P3M0</i>	DATA	0B2H	
P4M1	DATA	0B3H	
P4M0	DATA	0B4H	
P5M1	DATA	<i>0С9Н</i>	
P5M0	DATA	өсан	
	ORG	000014	
	LJMP	MAIN	
	OPC	0100H	
MADA	UNU	010011	
MAIN:			
	MOV	SP, #5FH	
	MOV	Р0М0, #00Н	
	MOV	<i>P0M1, #00H</i>	
	MOV	<i>P1M0, #00H</i>	
	MOV	P1M1, #00H	
	MOV	P2M0, #00H	
	MOV	P2M1, #00H	
	MOV	P3M0, #00H	
	MOV	P3M1, #00H	
	MOV	P4M0, #00H	
	MOV	P4M1, #00H	
	MOV	P5M0, #00H	
	MOV	P5M1, #00H	
	SETR	LED	
	SETB	SS	
	May		Host mode Enable and
	MOV	SPC1L,#30H SPSTAT#0C0H	Clear interrunt sign
			; ····································
1000			
LOOP:			Pull down the slave
	CLR	33	pin; an down the clare ss
	MOV	SPDAT,#5AH	
	MOV	A,SPSTAT	, wuery completion mark
	JNB	ACC. 7,8-2	
	MOV	SPSTAT,#0C0H	_, Clear interrupt sign
	SETB	<i>SS</i>	
	CPL	LED	
	JMP	LOOP	
	END		

Car gauge Design company

Technical support 19864585985

19.5.4 SPI Single master single slave system slave program (query method)

 $c\ \ \mbox{Language code}$

The test operating frequency is 11.0592MHz

Series of technical man Offilisial websitev.STCAL.com

STC12H

Selection consultant

Technical support 19864585985

Selection consultant 13922805190

#include	"reg51. h"

#include	"intrins.	h"	

sfr			
sfr SPCTL	SPSTAT	=	0xcd;
of CDD AT		=	0xce;
SFSFDAI		=	0xcf;
sfr IE2		=	0xaf;
#define ESPI			0x02
sfr P1M1			
sfr P1M0		=	0x91;
sfr P0M1		=	0x92;
sfr P0M0		=	0x93;
sfr P2M1		=	0x94;
		=	0x95;
sfr P2M0		=	0x96;
sfr P3M1		=	0xb1;
sfr P3M0		=	0xb2;
sfr P4M1		=	0xb3;
sfr P4M0		=	0xb4;
sfr P5M1		=	0xc9;
× ·		=	0xca;
sfr P5M0			
shit LED			



Assembly code

The test operating frequency 11.0592MHz

SPCTL	DATA	0CEH	
SPDAT	DATA	0CFH	
IE2	DATA	0AFH	
ESPI	EQU	02H	
LED	RIT	P1 1	
LED	BH		
P1M1	DATA	091H	
<i>P1M0</i>	DATA	092H	
P0M1	DATA	093H	
<i>P0M0</i>	DATA	094H	
P2M1	DATA	095H	
<i>P2M0</i>	DATA	096H	
P3M1	DATA	<i>0B1H</i>	
<i>P3M0</i>	DATA	0B2H	
P4M1	DATA	0B3H	
P4M0	DATA	0B4H	
P5M1	DATA	0C9H	
P5M0	DATA	ОСАН	
	ORG	0000H	
	LJMP	MAIN	
	ORG	0100H	
MAIN:			
	MOV	SP, #5FH	
	MOV	P0M0, #00H	
	MOV	P0M1, #00H	
	MOV	P1M0, #00H	
	MOV	P1M1, #00H	
	MOV	P2M0, #00H	
	MOV	P2M1, #00H	
	MOV	P3M0, #00H	
	MOV	P3M1, #00H	
	MOV	P4M0, #00H	
	MOV	P4M1, #00H	
	MOV	P5M0, #00H	
	MOV	P5M1, #00H	
	MOV	SPCTL,#40H	Slave mode , Enable SPI
	MOV	SPSTAT,#0C0H	_, Clear interrupt sign
LOOP:			
	MOV	A.SPSTAT	Query completion mark
	JNB	ACC. 7.8-2	
	MOV	SPSTAT#0C0H	,Clear Interrupt sign
	MOV	SPDAT.SPDAT	: Pass the received data back to the best
	CPL	LED	T ass the received data back to the host
	JMP	 LOOP	
	END		

 $Car gauge_{MCU}$ Design company

Technical support 19864585985

Selection consultant

STC12H

SPSTAT

Series of technical marQffilsial websitev.STCAL.com

0CDH

DATA

19.5.5 SPI Mutual master and slave system program (interrupt mode)

- 683 -

Series of technical marQfailsial websitev.STCAL.com Car gauge Design company STC12H

Technical support 19864585985

Selection consultant 13922805190

c Language code

The test operating frequency is

#include "reg51. h"

#include "intrins. h"

sfr			
sfr SPCTL	SPSTAT	=	0xcd;
-C. ODD /T		=	0xce;
SJF SPDA1		=	0xcf;
sfr IE2		=	0xaf;
#define ESPI			0x02
sfr P1M1			
sfr P1M0		=	0x91;
sfr P0M1		=	0x92;
sfr P0M0		=	0x93;
ofe D2M1		=	0x94;
sji i 2011		=	0x95;
sfr P2M0		=	0x96;
sfr P3M1		=	0xb1;
sfr P3M0		=	0xb2;
sfr P4M1		=	0xb3;
sfr P4M0		=	0xb4;
of DEM1		=	0xc9;
sji i 5011		=	0xca;
sfr P5M0			
sbit SS			
sbit LED		=	<i>P1^0</i> ;
shit KFV		=	P1^1;
SOU AL I		=	P0^0:

void SPI_Isr() interrupt 9

1 $SPSTAT = \theta x c \theta;$ if (SPCTL & 0x10) { *SS* = 1; $SPCTL = \theta x 4 \theta;$ 1 else { SPDAT = SPDAT; 3 *LED* = ! *LED*;

1

void n()

- 1
 - P0M0 = 0x00;P0M1 = 0x00;P1M0 = 0x00; $P1M1 = \theta x \theta \theta;$ $P2M\theta = \theta x \theta \theta;$ P2M1 = 0x00;P3M0 = 0x00;P3M1 = 0x00;P4M0 = 0x00;

P4M1 = 0x00;

- P5M0 = 0x00;
- P5M1 = 0x00;

"Clear interrupt sign "Host mode Pull up the slave pin ss // Reset to slave standby

Slave mode // Pass the received data back to the host

"Test port



- 684 -



Assembly code

ILSTUDIE STRIT NULL	<u>The test operating</u>	ng frequency is		
NTAT NA NTAT NA NA NA <	·	11.0592MHz		
SYST N44 CM SYCL NT N SYC				
NCR NA CEU STAT NA CEU STAT NA CEU STAT RA CEU STAT RA CEU STAT RA CEU STAT RA CEU STAT RT CEU NA CEU CEU	SPSTAT	DATA	0CDH	
NPAT NPAT NPAT Same NPAT NPAT NPAT NPAT	SPCTL	DATA	ОСЕН	
Image:	SPDAT	DATA	0CFH	
E87 RP Additional and additional and additional additionadditinal additionadditinal additionadditinal a	IE2	DATA	0AFH	
SS NT PA LP NT PA LP NT PA KT NT PA KT NT PA FM NT PA PM ATA PA PMA	ESPI	EQU	02H	
State III III Line III III Kit III IIII Kit IIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII				
S NT P/# LD NT P/# LD NT P/# KT NT P/# KT NT P/# FM Data P/# P/M1 Data P/# P/M2 Data P/# P/M3 Data P/# P/M4 Data P/# P/M4 Data P/# P/M4 Data P/# P/M5 Data P/# P/M6 Data P/# P/M7 Data P/# P/M8 Data P/# P/M7 Data P/# P/M8 Data P/# P/M7 Data P/# P/M8 Data P/# P/M8 Data P/# P/M8 Data P/# P/M8				
LD NT PJ KT R4 PJ KT R4 PJ PM DT4 PJ PM D	SS	BIT	P1.0	
KT BIT Ma PIMI ATA Ma PIMI DIA Ma PIMI ATA Ma PIMI ATA Ma PIMI ATA Ma PIMI ATA Ma PIMI DIA Ma PIMI Ma Ma PIMI Ma Ma PIMI Ma Ma PIMI Ma Ma <t< th=""><th>LED</th><th>BIT</th><th>P1.1</th><th></th></t<>	LED	BIT	P1.1	
INI Бла Бла PIM Бла Бла PIM Бла Бла NM Бла Бла PIM Бла Б	KEY	BIT	P0.0	
рійівіййійвіййійвіййійвіййійвіййійвіййійвійрійивіййійвійрійивіййійвійрійивіййійвійрійивійвійвійрійивійвійвійрійивійвійвійрійивій				
FMQAFAQ27PM1D41041PM0AFA041PM1AFA041PM1AFA041PM1AFA041PM1AFA041PM1AFA041PM1AFA041PM1AFA041PM1AFA041PM1AFA041PM2AFA041PM3AFA041PM4AFA041PM4AFA041PM5AFA041PM6AFA041PM7AFA041PM8AFA041PM9 </th <th>P1M1</th> <th>DATA</th> <th>091H</th> <th></th>	P1M1	DATA	091H	
PMIATAPMIPMADATAPMIPMADATAPMIPMADATAPMIPMADATAPMIPMADATAPMIPMADATAPMIPMADATAPMIPMADATAPMIPMADATAPMIPMADATAPMIPMADATAPMIPMADATAPMIPMADATAPMIPMADATAPMIPMAPMIPMIPMAPMIPMAPMIPMAPMIPMAPMIPMAPMIPMAPMIPMAPMIPMAPMI<	<i>P1M0</i>	DATA	092H	
PM0DATA04HP2M1DATA05HP2M0DATA06HP3M1DATA02HP3M2DATA02HP3M4DATA02HP3M5DATA02HP3M6DATA02HP3M7DATA02HP3M8DATA02HP3M9DATAP3M9DATA	<i>P0M1</i>	DATA	093H	
PM1DATAOPFINITIONPM2DATAOPFINITIONPM3DATAOPFINITIONPM4DATA	РОМО	DATA	094H	
PMQRAIOHPMQAIABHPMQAIABHPMQAIABHPMQAIABHPMQAIABHPMQAIABHPMQAIABHPMQAIABHPMQAIABHPMQAIABHPMQAIABHPMQAIABHPMQBHBHPMQBHBHPMQBHBHPMQBHBHPMQBHBHPMQBHBHPMQBHBHPMQBHBHPMQBHBHPMQBHBHPMQBHBHPMQBHBHPMQBHBHPMQBHBHPMQBHBHPMQBTBTPMQBTCPMQSTCPMQSTCPMQSTCPMQSTCPMQSTCPMQSTCPMQSTCPMQSTCPMQSTCPMQSTCPMQSTCPMQSTCPMQSTCPMQSTCPMQSTCPMQSTCPMQSTCPMQST	P2M1	DATA	095H	
MIMIMIPMDTAD2HPMIDTAD3HPMMDTAD3HPMMDTAD4HPMMDTAD2HPMMDTAD2HPMMDTAD2HPMMDTAD2HPMMDTAD2HPMMDTAD2HPMMDTAD2HPMMDTAD2HPMMDTAD2HPMMD2HD2HPMM<	P2M0	DATA	096H	
NMDATABEHPAM1DATABEHPAM2DATABEHPAM3DATABEHPSM4DATACOMPSM5DATACOMPSM5DATACOMPSM5DATASPISRPSM5PSM5PSM5PSM5PSM5PSM5PSM5PSM5PSM5PSM5ACPSM5SPISTRPSM5ACPSM5SPISTRPSM5ACPSM5SPISTRPSM5ACPSM5SPISTRPSM5ACPSM5SPISTRPSM5SPISTRPSM5ACPSM5SPISTRPSM5SPISTRPSM5ACPSM5SPISTRPSM5ACPSM5SPISTRPSM5SPISTRPSM5SPISTRPSM5ACPSM5SPISTRPSM5SPISTRPSM5SPISTRPSM5ACPSM5SPISTRPSM5SPISTRPSM5SPISTRPSM5SPISTRPSM5SPISTRPSM5SPISTRPSM5SPISTRPSM5SPISTRPSM5SPISTRPSM5SPISTRPSM5SPISTRPSM5SPISTRPSM5SPISTRPSM5SPISTRPSM5SPISTRPSM5SPISTRPSM5SPISTR	P3M1	DATA	0B1H	
PAI1DATADESITIANCIALPAI0DATADEFINITIANCIALPS01DATADEFINITIANCIALPS02DATADEFINITIANCIALPS03DATADEFINITIANCIALPS04DEFINITIANCIALDEFINITIANCIALPS05DEFINITIANCIALDEFINI	<i>P3M0</i>	DATA	0B2H	
P400D47408HP501D474C9HP500D474C4HP500D474C4HP500D500D500P500D500D500P501D500D500P502D500D500P503D500D500P504D500D500P505D500<	P4M1	DATA	0B3H	
PSM DATA OCH PSM DATA OCH PSM DATA OCH PSM DATA OCH PSM OPOP PSM PA OPOP PSM PA OPOP PSM PA OPOP PSM PA OPOP PSM PSM OPOP PSM PSM OPOP PSM PSM OPOP PSM PSM PSM PSM PSM PSM PSM PSM ACC PSM PSM ASPCTL PSM PSM ACC AMASTER PSM	P4M0	DATA	0B4H	
P5M0 D4T4 O4H P5M0 D6M1 P PAM MAMN P PAM MAN P PAM P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P <	P5M1	DATA	0C9H	
NGG 000H LMP MAIN ORG 04BH LMP SPISR DRG 00H NDY SPISR NOP NOP NOP NOP NOP NOP NOP NOP NOP NOP	P5M0	DATA	<i>0CAH</i>	
NGG 000H LIMP MAIN ORG 04BH LIMP SPIISR ORG 0100H SPIISR: SPIISR: NOV NOV SPIIATION ACC MOV SPIIATION SPIIATION CLEAR INTERNITION SIGN				
ORG 0000H LIMP MAIN ORG 004BH LIMP SPIISR ORG 100H SPIISR: I PUSH ACC MOV SPSTATHROCOH MOV SPSTATHROCOH JB ACC AMASTER				
LMP MAN ORG 004BH LMP SPISR ORG 0100H SPIISR: PUSH ACC MOV ASPCTATHOCH SIGN MOV ASPCTATHOCH CONSTRUCTION		ORG	0000H	
ORG 004BH LJMP SPIISR ORG 0100H SPIISR:		LJMP	MAIN	
LIMP SPIISR ORG 0100H SPIISR: PUSH ACC MOV SPSTAT,#0C0H ,Clear interrupt sign MOV A.SPCTL JB ACC 4,MASTER		ORG	004BH	
ORG 000H SPIISR: ACC MOV SPSTAT,#0C0H MOV ASPCTL JB ACC 4,MASTER		LJMP	SPIISR	
ORG 0100H SPIISR:				
SPIISR: PUSH ACC MOV SPSTAT,#0C0H Clear interrupt sign MOV ASPCTL JB ACC 4,MASTER		ORG	0100H	
PUSH ACC MOV SPSTAT,#0C0H MOV A,SPCTL JB ACC. 4,MASTER	SPIISR:			
MOV SPSTAT,#0C0H Clear interrupt sign MOV A.SPCTL JB ACC. 4,MASTER		PUSH	ACC	
MOV A,SPCTL JB ACC. 4,MASTER		MOV	SPSTAT,#0C0H	Clear interrupt sign
JB ACC. 4,MASTER		MOV	A,SPCTL	
		JB	ACC. 4,MASTER	

Shenzhen Guoxin Artificial Intelligence Coontestic distributor phone numbers

- 685 -

STC12H	Series of technical marQfailsial	websitev.STCAL.com	Car gauge MCU Design company	.Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
38 					
SLAVE:			_		
	MOV	SPDAT,SPDAT	; Pass t	he received data back to the	host
	JMP	ISREXIT			
MASTER:				Dull up the elec	
	SETB	SS		pin;Pull up the slav	ve _{ss}
	MOV	SPCTL,#40H	[;] Reset	to slave standby	
ISREXIT:					
	CPL	LED			
	РОР	ACC			
	RETI				
MAIN:					
	MOV	SP, #5FH			
	MOV	P0M0, #00H			
	MOV	<i>P0M1, #00H</i>			
	MOV	P1M0, #00H			
	MOV	P1M1, #00H			
	MOV	P2M0, #00H			
	MOV	P2M1, #00H			
	MOV	P3M0, #00H			
	MOV	P3M1, #00H			
	MOV	P4M0, #00H			
	MOV	P4M1, #00H			
	MOV	<i>P5M0, #00H</i>			
	MOV	P5M1, #00H			
	SETB	SS			
	SEIB	LED			
	SEID	KL1			
				o	- nahla
	MOV	SPCTL,#40H	Cloar i	Standby in slave mode ;	Enable SPI
	MOV	SPSTAT,#0C0H	, Olean II	interrupt sign	
	MOV SETR	IE2,#ESPI	,Enable S	<i>pi</i> Interrupt	
	SETE				
LOOP:			and a second sec		
	JB	KEY,LOOP	,Wait fo	r the button to trigger	
	MOV	SPCTL,#50H	,Enable	Host modespi	
	CLR	SS	_, Pull do	wn the slave	
	ΜΟΥ	SPDAT,#5AH	_, Send to	est data	
	JNB	KEY,\$	_, Wait fo	r the button to release	
	JMP	LOOP			
	END				

19.5.6

SPI

Mutual master and slave system program (query method)

c Language code

The test operating frequency is 11.0592MHz

#include "reg51. h"			
#include "intrins. h'	,		
sfr sfr SPCTL	SPSTAT	=	0xcd; 0xce;

STC12H Series of technical man	D)	f	Ī	i						i
--------------------------------	----	---	---	---	--	--	--	--	--	---

ilsial websitev.STCAL.com

Car gauge MCU Design company

Technical support 19864585985

Selection consultant₁₃₉₂₂₈₀₅₁₉₀

sfr	SPDAT	=	0xcf;
sfr	IE2	=	0xaf;
#define	ESPI		0x02
ofr	P1M1	_	0.91.
			0.02
sfr	PIMO	=	0x92;
sfr	P0M1	=	0x93;
sfr	РОМО	=	0x94;
sfr	P2M1	=	0x95;
sfr	P2M0	=	0x96;
sfr	P3M1	=	0xb1;
sfr	<i>P3M0</i>	=	0xb2;
sfr	P4M1	=	0xb3;
sfr	P4M0	=	0xb4;
sfr	P5M1	=	0xc9;
sfr	P5M0	=	0xca;
sbit	SS	=	<i>P1^0;</i>
sbit	LED	=	P1^1;
sbit	KEY	=	<i>P0^0;</i>

void main()



if (! **KEY**) { $SPCTL = \theta x 5 \theta;$ SS = 0;

3

 $SPDAT = \theta x 5 a;$ while (! KEY); if (SPSTAT & 0x80)

1 $SPSTAT = \theta x c \theta;$

if (SPCTL & 0x10) { *SS* = 1;

SPCTL = 0x40;

Standby in slave mode $\mathscr{P}^{\text{Enable}}_{SPI}$ "Clear interrupt sign

Wait for the button to trigger

Enable Host mode_{SPI} "Pull down the slave Send test data Wait for the button to release

Clear interrupt sign _Host mode Pull up the slave pin ss

// Reset to slave standby



Assembly code

-The test operatir	ng frequency is	
ý	11.0592MHz	
SPSTAT	DATA	0CDH
SPCTL	DATA	ОСЕН
SPDAT	DATA	0CFH
IE2	DATA	0AFH
ESPI	EQU	02H
SS	BIT	P1.0
LED	BIT	P1.1
KEY	BIT	P0.0
PIMI	DATA	091H
P1M0	DATA	0711
P03/1	DATA	07211
POMI	DAIA	07511
POMO	DAIA	09411
P2M1	DATA	09511
<i>P2M0</i>	DATA	096H
<i>P3M1</i>	DATA	0B1H
<i>P3M0</i>	DATA	0B2H
P4M1	DATA	ОВЗН
P4M0	DATA	0B4H
P5M1	DATA	0C9H
P5M0	DATA	ОСАН
	ORG	0000H
	LJMP	MAIN
	ORG	0100H
MAIN:		
	MOV	SP, #5FH
	MOV	P0M0, #00H
	MOV	P0M1, #00H
	MOV	P1M0, #00H
	MOV	P1M1, #00H
	MOV	P2M0, #00H
	MOV	P2M1 #00H
	MOV	P3M0 #00H
	MOV	P3M1 #00H
	MOV	PMA #00H
	MOV	1 7/10 y 10014
	MOV	1 4/11 (, 1001) DSMA 44041
	MOV	ГЭЛИ, НОИП РЕМ. НООП
	MUV	r3/11, #0011
	SETB	55
	SETB	LED
	SETB	KEY

Shenzhen Guoxin Artificial Intelligence Coomtastic distributor phone numbers

	MOV	SPCTL,#40H	Standby in slave mode, Enable SPI
	MOV	SPSTAT,#0C0H	Clear interrupt sign
			,
LOOP:			
	JB	KEY,SKIP	Wait for the button to trigger
	MOV	SPCTL,#50H	Enable Host modeser
	CLR	SS	Pull down the slave
	MOV	SPDAT,#5AH	Send test data
	JNB	KEY,S	Wait for the button to release
SKIP:			
	MOV	A,SPSTAT	
	JNB	ACC. 7,LOOP	
	MOV	SPSTAT,#0C0H	Clear interrupt sign
	MOV	A,SPCTL	,
	JB	ACC. 4,MASTER	
SLAVE:			
	MOV	SPDAT,SPDAT	Pass the received data back to the host
	CPL	LED	
	JMP	LOOP	
MASTER:			
	SETB	SS	_{pin} ,Pull up the slave _{ss}
	MOV	SPCTL,#40H	FReset to slave standby
	CPL	LED	
	JMP	LOOP	
	END		

20m

bus 20 I² C

Serial bus contrullera Wiecsefieigolf spiced countablens bava aminiteiration to grated one $_{\rm SCL}(\mbox{Clock line})$ and $_{\rm STC12H}$ use SDA c (Data cable) The two lines communicate any dehequination of the communication envoy is , The single-chip microcomputer provides and SDA Switch to a different STC8 Series of SDA switching mode, which can be time-sharing multiplexed. On the port, in order to facilitate users to treat a set of buses as mul

With standard Compared with the agreement, the following two mechanisms are ignored : Send a start

 $_{\mbox{\scriptsize START}}$) No arbitration after that signal (

) No timeout detection when staying at low power

Clock signal (_{SCL}

For the output port, send a synchronous clock signal) and

Slave mode (scl. is the input port, receiving a synchronous clock signal)

innovatiWhen the serial bus controller is operating in slave Ineofabling edge signal of the pin can wake up and enter STC Electric mode SDA PC The transmission speed is relativity the transmission speed is relativity the transmission speed is relativity to the t _{C MCU°} (Note: due to MCU

Related registers 20.1 l² C

symbol	description	address			l	Bit address an	d symbol				Reset value
	symoon description		B7	B6	B5	B4	B3	B2	B1	B0	
I2CCFG	₽ _C Configuration register	FE80H	ENI2C	MSSL		2	MSSPEED[5:0]			2	0000,0000
I2CMSCR	PC Host control register	FE81H	EMSI	1				MSCMD[3:0)]		0xxx,0000
12CMSST	PC Host status register	FE82H	MSBUSY	MSIF	•	· ·	•	-	MSACKI MSACKO		00xx,xx00
I2CSLCR	PC Slave control register	FE83H		ESTAI	ERXI	ETXI	ESTOI	-	•	SLRST	x000,0xx0
I2CSLST	^{1: C} Slave status register	FE84H	SLBUSY	STAIF	RXIF	TXIF	STOIF	TXING	SLACKI	SLACKO	0000,0000
12CSLADR	I ² C Slave address register	FE85H	I2CSLADR[7:1] MA					МА	0000,0000		
I2CTXD	¹² C Data transmission register	FE86H						0000,0000			
I2CRXD	¹² C Data receiving register	FE87H									0000,0000
I2CMSAUX	PC Host auxiliary control register	FE88H	-				·			WDTA	xxxx,xxx0

20.2 I² C Host mode

20.2.1	I2C	Configuration register (),	bus spe	ed control	
--------	-----	--------------------------	----	---------	------------	--

symbol a	ddress	В7	B6	В5	B4		B2 B3	B1	B0
I2CCFG FI	80H	ENI2C	MSSL	MSSPEED[5:0]					

ENI2C : P C Function enable control bit

0: Prohibited

turner I c

MSSL: I² C Operating mode selection bit

- $_0$:Slave mode
- : Host mode

MSSPEED[5:0] : I ² C	Bus speed (number of waiting clocks) control ,Bus speed=	/ 2 / (MSSPEED * 2 + 4)
---------------------------------	--	-------------------------

MSSPEED[5:0]	12C	
0	Corresponding nu	mber of clocks
1	6	
2	8	
·		
x	2x+4	
s		
62	128	
63	130	

Only when PC When the module is operating in host mode The waiting parameter for the parameter setting is only valid. This waiting par The following signals of the host mode :

- T_{ssta} : The settling time of the starting signal (ART)
- T_{HSTA} : The holding time of the starting signal (RT)
- T_{ssto} : The settling time of the stop signal (
- T_{HSTO} : The holding time of the stop signal (:
- $T_{\rm HCKL}$ The low-level holding time of the clock signat (: SCL Low)
- T_{HCKH} The high-level holding time of the clock signal (:



20.2.2 I2C Host control register (I2CMSCR)

symbol	address	B7	B6	В5	B4	В3		B1 B2	В0
I2CMSCR	FE81H	EMSI	-	-	-	MSCMD[3:0]			

EMSI : Host mode interrupt enable

⁰ control bit : Turn off host mode interrupt

¹: Allow host mode interrupt

MSCMD[3:0]: Host command

₀₀₀₀: Standby, no action.

0001: Start command.

 send
 START
 signal. If the current¹² C
 The controller is in an idle state, that is,
 I2CMSST.7) for MSBUSY (0
 when,

 Writing this command will cause the controller to enter a HBUSY state, Status position, and start sending STARTI Signal
 and the hardware with actomatically bhapge the number; if the current START
 signal, send
 START

c The waveform is shown this the tigure detowigger sending



0010: Send data command.

After writing this com**Therbus** controller will be Generated on the Apthock, and will ^{12CTXD} Data in the register c Delivered bitwiseOn the pin (send high-bit data first). The waveform of the transmitted data is shown in the figure below :

SDA (output) D7 D6 D5 D4 D3 D2 D1 D0 command.
ACK 0011: PC The bus controller SCL A clock is generated on the pin and with be Drata read on the port
After receiving this command save to will be MSACKI (12CMSST. 1). receive ACK The waveform is shown in the figure below :
SCL
SDA (input)
0100: Receive data commands.
After writing this command, A clock is generated on the pin, and the slate state of the slate state of the scale of the sc
move left to I2CRXD Register (receive high-bit data first) he waveform of the received data is shown in the figure below :
SDA (input) D7 D6 D5 D4 D3 D2 D1 D0
command.
ACK 0101: After The bus controller will be Aclock, and will be Agenerated on the bus controller will be
sending this command, Boot, Spart, Send, ACK The waveform is shown in the figure below :
c The data in is sent to

- 692 -



₀₁₁₀: Stop command.

Send STOP

The bus controller starts sendingssignaal & facter by sitional this seoty the rotard ware p

automatically Y

cally The status bit is cleared. STOP The waveform of the signal is shown in the figure below :



01111:Reserved.

1000:Reserved.

1001 : Start command₊Send data command₊receive command. ACK

This command is a command on the command on the combination of three commands, after this command is issued, the contract of these three commands.

¹⁰¹⁰ : Send data command₊receiv**co**mmand.

 This command is a command
 A combination of two commands, after issuing this command, the controller will execute the controller will execute the commands after issuing this command, the controller will execute the commands after issuing this command.

 1011
 : receive data command_send^{CK(0) command.}

This command is আ cô께해해서 0101 A combination of two commands, after issuing this command, the controller will execute the Note: The response signal returned by this Acc (), not affected by MSACKO The impact of the bit.

 1100 command is fixed as : Receive data command₊send NAK(1)^{command.}

This command is we command on A combination of two commands, after issuing this command, the controller will execute the Note: The response signal returned by this command of the structure by MSACKO The impact of the bit.

- 693 -
data

Host auxiliary control register (I2CMSAUX) I2C 20.2.3

symbol	address	B7	B6	В5	B4	В3	B2	B1	B0
I2CMSAUX	FE88H								WDTA

WDTA: In host mode ^{I² C} Automatic data transmission, allow bits

₀: Automatic transmission is prohibited

1 : Enable automatic transmission

If the automatic sending function is enabled cwhen is complete MCAfter the write operation ^{I² C} The controller will automatically tou Send"1010 "Command, that is, automatically send data and the clate register, the signal.

Host status register (I2CMSST) 20.2.4 I2C

symbol	address	B7	B6	В5	B4	В3	B2	B1	B0
I2CMSST	FE82H	MSBUSY	MSIF	-	•	-	•	MSACKI	MSACKO

MSBUSY: In host mode Controller status bit (read-only bit) $I^2 C$

⁰ :The controller is idle

1 : The controller is busy

when When the controller is in host mode, in the idle state, the transmission is Actemptetsignal, the controller enters a busy state,

c The busy state will be maintained until the successful diginal vaftec orhigibitities state will return to the idle state again.

MSIF : The interrupt request bit (interrupt flag bit) of the host mode. When in host mode controller completes the execution register and send An interrupt signal is generated after the command, and the hardwarstatotomationalitically se addet hisspid to the the the second the hardwarstatotom at the second s

Must be cleared by software.

- : In host mode, send "MSACHAI "The order is here The signal.
- Received after the bit MSCMD MSACKO : In host mode, after preparing the bit to be sent out/hen sending ACK 0101 "The order is here I2CMSCR of MSCMD

the controller will automatically read the data of this bit as send to DA°

20.3 I² C Slave mode

20.3.1 I2C Slave control register (I2CSLCR)

synalicitess B7	а. 	B6	B5	B4	В3	B2	B1	В0
I2CSLCB _{E83H} -		ESTAI	ERXI	ETXI	ESTOI	-	-	SLRST

: Received in slave mode ESTART Signal interrupt permission bit

⁰: Received when slave mode is disabled urs when the signal is interrupted.

Received when slave mode interrupted . After the

ERXI Received when slave mode is allowed, the interrupt permission bit is allowed.

9 Interrupt occurs after receiving data when slave mode is disabled

: Interrupt occurs after receiving bytes of data when slave mode is enabled \boldsymbol{u}

: In slave mode, interrupt the allowable bit after sending the completed byte of data in slave modeETXI

? When the slave mode is disabled, an interrupt occurs after sending the completed data : When

the slave mode is enabled, an interrupt occurs after sending the completed byte of data. $\ensuremath{\mathbf{11}}$

: Received in slave mode STR Signal interrupt permission bit

⁰ : Received when slave mode is disabled in interrupt occurs when the signal is interrupted,

1 : received when slave mode is enabledan interrupt occurs when the signal is interrupted

_{SLRST}: Reset slave mode

20.3.2 I2C Slave status register (I2CSLST)

symbol	address	B7	B6	В5	B4	B3	B2	B1	B0
I2CSLST	FE84H	SLBUSY	STAIF	RXIF	TXIF	STOIF	-	SLACKI	SLACKO

SLBUSY: In slave mode P²C Controller status bit (read-only bit)

⁰ :The controller is idle

1 : The controller is busy

STAIF

when When the controller is in slave mode, in the idle state, it receives the transmission **Aftern the signal**, the controller will continue to det Subsequent device address data, if the device address is the same as **When the slave address** set in the register is the same, the control The device then enters a busy state, and the busy state will be maintained until the host suc**Signal** lighter of the status will be again transmission and returns to the idle state.

: The interrupt request bit after the signal is received in slave mode. Slave mode state controller receives state the signal ,

The hardware will automatically place this location and send a request to interrupt, after responding to the interrupt.

¹ The point in time is shown in the figure below :



RXIF : When in slave mode, it ¹ The interrupt request bit after the byte of data. Slave middlecontroller received bytes of data , is received hentine fighting edge of a clock, the hardware will automatically Sencinis substance of the sence of the interrupt Use the software to clear it to zero. RXIF The set time point is shown in the figure below :

- 695 -



TXIF : The interrupt request bit after sending the completed byte of data in slave mode.²Sla **Tehenode** ber of completed bytes sent by the control According to and after successfully receiving the bit/signal, infaltentifetige: of a clock, the hardware will automatically ^h but this position ar Request an interrupt, and the bit must be cleared by software after **Teapsetcling** to dist instance figure below :



: Received in slave modestron The interrupt request bit after the signal. SlaveTimedentroller receives stafter the signal, hard The piece will automatically mover this is entian request interrupt, after respondinget bit revise beingleared by software._{stolk} and to the point in time as shown in the figure below :



20.3.3 I2C Slave address register (I2CSLADR)

symbol	address	B7	B6		B4 B5	В3	B2	B1	B0
I2CSLADR	FE85H			I2CSLADR[7:1]		<u></u>	<u> </u>	<u> </u>	МА

I2CSLADR[7:1]:Slave device address

when the controller is in slave mode, the controller were ceive After the signal, it will continue to detect the settings sent by the hos Prepare address data and read/Write a signal. When the device address sent by the hos The the settings ment set in the ground local the address, the controller will issue an interrupt request and the request will be not occur address explicitly the device address is different , The controller continues to monitor, waits for the next start signal, and continues

MA to compare the next device address. :Slave device address comparison control

_{I2CSLADR[7:1]}The same settings accept all device addresses₀: The device address

must be the same as $_{1}$: Ignore $_{\rm I2CSLADR[7:1]}$

escription : 12C Bus protocol regulatio الله to can be mounted مم the but Equipment (theoretical value), diffetent different equipment 12C The address of the slave device is identifieden host completes the start signal, the first data sent (TA0) The height of 7

The bit is the address of the slave device (DATA(12:1) Week ce address), the lowest bit is the read affed writevsions lawheddress to send it is a memory, it means MA (12CSLADR. 0) for 1 Slave can accept All device addresses, any sent by the host at this time 12C Device address, that is DATA(17:1] For any value, the slave can respond. When the device slave address register 12C MA (12CSLADR. 0) For the time₀, The device address sent by the host DATA(19:1] For any value, the same as the device 12C MA (12CSLADR. 0) For the time₀, The device address sent by the host DATA(19:1] For any value, the same as the device 12CMA (12CSLADR. 0) For the time₀, The device address sent by the host DATA(19:1] For any value, the same as the device 12CMA (12CSLADR. 0) For the time₀, The device address sent by the host DATA(19:1] For any value, the same as the device 12CMA (12CSLADR. 0) For the time₀, The device address sent by the host DATA(19:1] For any value, the same as the device 12CMA (12CSLADR. 0) For the time₀, The device address sent by the host DATA(19:1] For any value, the same as the device 12CMA (12CSLADR. 0) For the time₀, The device address sent by the host DATA(19:1] For any value, the same as the device 12CMA (12CSLADR. 0) For the time₀, The device address sent by the host DATA(19:1] For any value, the same as the device 12CMA (12CSLADR. 0) For the time₀, The device address sent by the host DATA(19:1] For any value, the same as the device 12CMA (12CSLADR. 0) For the time₀, The device address sent by the host DATA(19:1] For any value, the same as the device 12CMA (12CSLADR. 0) For the time₀, The device address sent by the host DATA(19:1] For any value, the same as the device 12CMA (12CSLADR. 0) For the time₀, The device address sent by the host DATA(19:1] For the time₀ for t



20.3.4 I2C Data register (I2CTXD ' I2CRXD)

symbol	address	В7	B6	В5	B4	B3	B2	B1	В0
I2CTXD	FE86H		<u> </u>	5		_	<u> </u>		-
I2CRXD	FE87H	2							
I2CTXD Yes ^{PC} Send data register, store the received data ^{PC} Data									
I2CRXD yes I	c register to) be sent , store the received data 2 regulation							

Schoo

20.4 Sample program

20.4.1 I² C Host mode access AT24C256 (Interrupt method)

c Language code

ंचतत्वन		ICVIS	
// 1110 1		z ioy io	
<i>#include</i> '	'reg51. h"		
#include '	'intrins. h"		
sfr	P_SW2	=	0xba;
#define 12	CCFG		
#define 12	CMSCR		(*(unsigned char volatile xdata *)0xfe80)
#define 12	CMSST		(*(unsigned char volatile xdata *)0xfe81)
#define 12	CSLCR		(*(unsigned char volatile xdata *)0xfe82)
#define 12	CSLST		(*(unsigned char volatile xdata *)0xfe83)
#define 12	CSLADR		(~(unsigned char volatile xdata *)0xfe84) (*(unsigned char volatile xdata *)0xfe85)
#define 12	CTXD		(*(unsigned char volatile xdata *)0xfe86)
#define 12	CRXD		(*(unsigned char volatile xdata *)0xfe87)
sfr P1M1			
efe D1M0		=	0x91:
SJI I IMU		=	0x92;
sjr P0M1		=	0x93;
sfr P0M0		=	0x94;
sfr P2M1		=	0x95;
sfr P2M0		=	0x96;
sfr P3M1		-	0x01; 0xb2:
sfr P3M0		=	0xb3;
sfr P4M1		=	0xb4;
sfr P4M0		=	0xc9;
sfr P5M1		=	0xca;
sfr P5M0			
sbit SDA		=	P1^4;
sbit SCL		=	P1^5;
bit busy;			
void I2C_	Isr() interrupt 24		
ł	and (D. SH/2).		
	pusn(P_SW2); P_SW2 = 0x80;		
	if (12CMSST & 0x40)		
	ł.		
	<i>12CMSST</i> &=~0 <i>x</i> 40;		"Clear interrupt sign
	busy = 0;		
)		
	pop(P_SW2);		
1			
void Start	9		
·	busy = 1.		
	wood in		

I2CMSCR = 0x81; while (busy);

- 699 -

STC12H	Series of technical mai@failsial websitev.STCAL.com	Car gauge MCU Design company	Technical support
N.			
1			
void Sena	Data(char dat)		
1			
		// Write d	ata ta tha data huffar
	12CTXD = dat;	// Write da	
	busy = I;		
	I2CMSCR = 0x82;	_{//} send _{SE}	END command
	while (busy);		
1			
void Recy	ACKO		
1			
	hum = 1		
	<i>busy</i> - 1;	Conduced	
	12CMSCR = 0x83;	//Send read	ACK command
	while (busy);		
1			
char Rec	Data()		
1	•		
	husy = 1		
	uusy - 1,	cond	and a command
	12CMSCR = 0x84;	"sena _{RE}	CV command
	while (busy);		
	return I2CRXD;		
1			
void Seno	ACKO		
1			
		Set up	er signal
	I2CMSST = 0x00;	Joerup At	A Signal
	<i>busy</i> = 1;		
	I2CMSCR = 0x85;	//send AC	CK command
	while (busy);		
1			
void Seno	N4K0		
{			
		Set up	er cinnal
	$I2CMSST = \theta x \theta 1;$	Jerup NA	an Signal
	busy = 1;		
	I2CMSCR = 0x85;	"send AC	CK command
	while (busy);		
1			
void Stop	0		
{	,		
	busy = 1;		
	I2CMSCR = 0x86;	//send ST	<i>"OP</i> command
	while (busy);		
1			
void Dela	r.a		
tota Deta			
	int i;		
	for (i=0; i<3000; i++)		
	1		
	nop ():		
	, nop_():		
	, nop,		
	_ <i>nop_U</i> ,		

1

- 700 -

Selection consultant

STC12H	Series of technical mai@ffilisial website.sTCALcom	$Car gauge_{MCU}$ Design company	:Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant
1				
void main	0			
1				
	P0M0 = 0x00;			
	P0M1 = 0x00;			
	P1M0 = 0x00;			
	P1M1 = 0x00;			
	$P2M\theta = \theta x \theta \theta;$			
	P2M1 = 0x00;			
	P3M0 = 0x00;			
	P3M1 = 0x00;			
	P4M0 = 0x00;			
	P4M1 = 0x00;			
	P5M0 = 0x00;			
	P5M1 = 0x00;			
	$P_SW2 = 0x80;$			
	I2CCFG = 0xe0;	//Enable 12C	Host mode	
	I2CMSST = 0x00;			
	EA = I;			
	Sand Data(0): Send start command			
	RenuACKO-	// Send de	vice address_Write command	
	SendData(0x00):			
	RecvACK();	✓ Send st	orage address high byte	
	SendData(0x00);			
	RecvACK();	// Send st	orage address low byte	
	SendData(0x12);			
	RecvACK();		write test data	
	SendData(0x78);	Write tes	t data	
	RecvACK();	Cond ata	n command	
	Stop();	_Send sto	p command	
	Delay();	Wait for	the device to write data	
	Start();	Sand sta	rt command	
	SendData(0xa0);	Joenu sta		
	RecvACK();	∥ Send de	vice address ₊ Write command	
	SendData(0x00);			
	RecvACK();	∥ Send st	orage address high byte	
	SendData(0x00);	// Sond st	orado addross low byto	
	RecVACA();	» Sena st	orage address low byte	
	SendData(0xa1):	Send sta	rt command	
	RevACKO:	∥ Send de	evice address ₊ Read command	
	P0 = RecvData();			
	SendACK();		<i>ı</i> ∥ Read data	
	<i>P2</i> = <i>RecvData()</i> ;	"Read dat	a	
	SendNAK();	" Cond at-	n command	
	Stop();	Send Sto		
	$P_SW2 = 0x00;$			
	while (1);			

- 701 -

 $Car gauge_{MCU}$ Design company

Technical support₁₉₈₆₄₅₈₅₉₈₅

Selection consultant

Assembly code

The test operating frequency is

,	11.0392/0112		
<i>P_SW2</i>	DATA	0BAH	
I2CCFG	XDATA	0FE80H	
I2CMSCR	XDATA	0FE81H	
I2CMSST	XDATA	0FE82H	
I2CSLCR	XDATA	0FE83H	
I2CSLST	XDATA	0FE84H	
I2CSLADR	XDATA	0FE85H	
I2CTXD	XDATA	0FE86H	
I2CRXD	XDATA	0FE87H	
50.4	RIT	D1 4	
SCL	BIT	P1.5	
BUSY	BIT	20Н. 0	
PIMI	DATA	091H	
<i>P1M0</i>	DATA	092H	
P0M1	DATA	093H	
РОМО	DATA	094H	
P2M1	DATA	095H	
<i>P2M0</i>	DATA	096H	
<i>P3M1</i>	DATA	0B1H	
<i>P3M0</i>	DATA	0B2H	
P4M1	DATA	0B3H	
P4M0	DATA	0B4H	
P5M1	DATA	0С9Н	
P5M0	DATA	ОСАН	
	ORG	0000H	
	LJMP	MAIN	
	ORG	00C3H	
	LJMP	12CISR	
	ORG	0100H	
I2CISR:			
	PUSH	ACC	
	PUSH	DPL	
	PUSH	DPH	
	MOV	DRTD #IACMOST	Clear interrupt sign
	MOVY	20 10,#12CM331	;;;;;;;;
	MUVA		
	ANL	A,#INOT 40H	
	MOV	DP1K,#I2CMSST	
	MUVX	WDP1K,A	
	CLR	BUSY	,Reset busy flag
	РОР	DPH	
	РОР	DPL	
	РОР	ACC	
	RETI		
START:			
	SETB	BUSY	
	MOV	A #10000001B	.send START command
	MOV	DPTR,#I2CMSCR	,

DPTR,#I2CMSCR

- 702 -

STC12H	Series of technical manOffitisial web	Sitev.STCAL.com	Car gauge _{MCU} Design compan	ny _Technical support ₁₉₈₆₄₅₈₅₉₈₅ _Selection	on consultant ₁₃₉₂₂₈₀₅₁₉₀
5					
	MOVX	@DPTR,A			
	JMP	WAIT			
SENDDATA:					
	NOV.		: W	Write data to the data huffer	
	MOV	DPTR,#I2CTXD	, v	white data to the data buller	
	MOVX	@DPTR,A			
	SETB	BUSY			
	MOV	A,#10000010B	,se	end SEND command	
	MOV	DPTR,#I2CMSCR			
	MOVX	@DPTR,A			
	JMP	WAIT			
RECVACK:					
	CETR	RUSY			
	SEIB	2001	5	and read <i>LCV</i> command	
	MOV	A,#10000011B	,00		
	MOV	DPTR,#I2CMSCR			
	MOVX	@DPTR,A			
	JMP	WAIT			
RECVDATA:					
	SETR	BUSY			
	SETE		se	end RECV command	
	MOV	A,#10000100B	ý		
	MOV	DPTR,#I2CMSCR			
	MOVX	@DPTR,A			
	CALL	WAIT			
	MOV	DPTR,#I2CRXD	; R	Read data from the data buffer	
	MOVX	A,@DPTR			
	RET				
SEND ACK.					
SENDACK.				at un com a signal	
	MOV	A,#00000000B	,50	erup ACK signal	
	MOV	DPTR,#I2CMSST			
	MOVX	@DPTR,A			
	SETB	BUSY			
	MOV	A,#10000101B	se	end ACK command	
	MOV	DPTR,#I2CMSCR			
	MOVX	@DPTR.A			
	IMP	WAIT			
SENDNAK:					
	MOV	A,#00000001B	,Se	et up _{NAK} signal	
	MOV	DPTR,#I2CMSST			
	MOVX	@DPTR,A			
	SETB	BUSY			
	MOV	4 #10000101R	50	end <i>ACK</i> command	
	MOV	DRTR #I2CMSCR	,00		
	MOV	DPIR,#I2CMSCR			
	MOVX	@DPTR,A			
	JMP	WAIT			
STOP:					
	SETB	BUSY			
	MOV	A #10000110B	.se	end STOP command	
	MOV	A,#10000110B	ý		
	MOVX	OPTR,#I2CMSCR			
	IMP	WAR			
	5144	WAII			
WAIT:					
	JB	BUSY,\$.W	Vait for the command to be sent to complete	
	RET		;		
DELAY					
DELAY:					
	MOV	R0,#0			
	MOV	<i>R1,#0</i>			
DELAY1:					
	NOP				
	NOP				

- 703 -

NOP	
NOP	
DJNZ	R1,DELAY1
DJNZ	R0,DELAY1
RET	

MAIN:

MOV	<i>SP</i> , #5 <i>FH</i>	
MOV	<i>P0M0, #00H</i>	
MOV	<i>P0M1, #00H</i>	
MOV	<i>P1M0, #00H</i>	
MOV	<i>P1M1, #00H</i>	
MOV	<i>P2M0, #00H</i>	
MOV	<i>P2M1, #00H</i>	
MOV	<i>P3M0, #00H</i>	
MOV	<i>P3M1, #00H</i>	
MOV	P4M0, #00H	
MOV	P4M1, #00H	
MOV	<i>P5M0, #00H</i>	
MOV	<i>P5M1, #00H</i>	
MOV	<i>P_SW2</i> ,#80 <i>H</i>	
MOV	A,#11100000B	,Set up 12C The module is the host mode
MOV	DPTR,#I2CCFG	
MOVX	@DPTR,A	
MOV	A,#0000000B	
MOV	DPTR,#I2CMSST	
MOVX	@DPTR,A	
SETB	EA	
CALL	START	Send start command send device
MOV	A,#0A0H	address
CALL	SENDDATA	; Write command
CALL	RECVACK	
MOV	A,#000H	Send storage address high byte
CALL	SENDDATA	
CALL	RECVACK	
MOV	A,#000H	Send storage address low byte
CALL	SENDDATA	
CALL	RECVACK	
MOV	A,#12H	Write test data
CALL	SENDDATA	; mile tool data
CALL	RECVACK	
MOV	A,#78H	Write test data
CALL	SENDDATA	
CALL	RECVACK	
CALL	STOP	
		Send stop command
		Wait for the device to write
CALL	DELAY	, dete Cand start command cand
		data _, send start command send
CALL	START	device address Write command
MOV	A,#0A0H	; ^т
CALL	SENDDATA	
CALL	RECVACK	
MOV	A,#000H	Send storage address high byte
CALL	SENDDATA	
CALL	RECVACK	
MOV	A,#000H	Send storage address low byte

STC12H	Series of technical marQfailsia	I websitev.STCALcom	$Cargauge_{MCU}Designcompany$	Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant 13922805190
2). 					
	CALL	SENDDATA			
	CALL	RECVACK			
	CALL	START	,Send st	art command send device	
	MOV	A,#0A1H	address	Read command	
	CALL	SENDDATA		1	
	CALL	RECVACK			
	CALL	RECVDATA	Read d	ata 1	
	MOV	<i>P0,A</i>	,		
	CALL	SENDACK			
	CALL	RECVDATA	Bead d	ata 2	
	MOV	P2,A	,1000 0		
	CALL	SENDNAK			
	CALL	STOP	Condici		
			,Sena si	top command	
	JMP	\$			
	END				

20.4.2 I² C Host mode access _{AT24C256}(Inquiry method)

c Language code		
	/ 15	
#include "reg51. h"		
#include "intrins. h"		
sfr		
P_SW2 #define I2CCFG	=	0xba;
#define 12CMSCR		(2) wind have bell and a 200 fr 00
#define I2CMSST		(~(unsigned char volatile xdata *)(xte81)
#define I2CSLCR		(*(unsigned char volatile xdata *)0xfe82)
#define 12CSLST		(*(unsigned char volatile xdata *)0xfe83)
#define I2CSLADR		(*(unsigned char volatile xdata *)0xfe84)
#define I2CTXD		(*(unsigned char volatile xdata *)0xfe85)
#define 12CRXD		(*(unsigned char volatile xdata *)0xfe86)
sfr P1M1		(*(unsigned char volatile xdata *)0xfe87)
sfr P1M0		
sfr P0M1	=	0x91;
	=	0x92;
SJEFOMO	=	0x93;
sjr P2M1	=	0x94;
sfr P2M0	-	0x95;
sfr P3M1	_	uxvu,
sfr P3M0	=	0xb2;
sfr P4M1	=	0xb3;
sfr P4M0	=	0xb4;
sfr P5M1	=	0xc9;
sfr P5M0	=	0xca;
sbit SDA		
sbit SCL	=	P1^4;
	=	<i>P1^5;</i>

void Wait()

STC12H	Series of technical manufaitsial websitev.STCAL.com	Car gauge MCU Design company	Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant
75				
	while (! (12CMSST & 0x40));			
	$I2CMSST \&= \sim 0x40;$			
}				
void Stari	10			
{				
	12CMSCR = 0x01;	//send _sr	TART command	
	Wait();			
)				
void Sena	lData(char dat)			
(
	I2CTXD = dat;	∥ Write d	ata to the data buffer	
	I2CMSCR = 0x02;	//send SI	END command	
	Wait();			
1				
void Page	ACKO			
voia keev	//(A()			
		Send read	ACK command	
	12CMSCR = 0x03; Wait0:		ACA COMMUNIC	
	mau(),			
1				
char Rec	vData()			
1				
	I2CMSCR = 0x04;	/send R	ECV command	
	Wait();			
	return 12CRXD;			
1				
void Sena	IACK()			
{				
	$I2CMSST = \theta x \theta \theta;$	//Set up	signal _{ACK}	
	$12CMSCR = \theta x \theta 5;$	/send g	emmand	
	Wait();			
1				
void Sena	INAK()			
(
	I2CMSST = 0x01;	_∬ Set up	signalNAK	
	I2CMSCR = 0x05;	/send g	emmand	
	Wait();			
1				
void Ston	0			
voiu 310p	v			
	13CM5CD - 4-44-	send s	rop command	
	12CMSCR = 0x00; Wait():	//		
,	,			
/				
void Dela	y0			
1				
	int i;			
	for (i=0; i<3000; i++)			
	(
	nop();			
	nop();			

nop();

nop();	
}	
in()	
P0M0 = 0x00;	
P0M1 = 0x00;	
P1M0 = 0x00;	
P1M1 = 0x00;	
P2M0 = 0x00;	
P2M1 = 0x00;	
P3M0 = 0x00;	
P3M1 = 0x00;	
P4M0 = 0x00;	
P4M1 = 0x00;	
P5M0 = 0x00;	
P5M1 = 0x00;	
$P_SW2 = \theta x 8 \theta;$	
$I2CCFG = \theta xe\theta;$	
I2CMSST = 0x00;	//Enable /2C Host mode
Start();	
SendData(0xa0);	"Send start command
RecvACK();	Send device address ₊ Write command
SendData(0x00);	
RecvACK();	// Send storage address high byte
SendData(0x00);	
RecvACK();	Send storage address is lowbyte
SendData(0x12);	
RecvACK();	,,,,,Write test data
SendData(0x78);	"Write test data
RecvACK();	
Stop();	Send stop command
Delay();	Wait for the device to write data
Start();	
SendData(0xa0);	Send start command 2
RecvACK();	// Canal device address
SendData(0x00);	✓ Sena device address ₊ Write command
RecvACK();	# Send storage address high byte
SendData(0x00);	
RecvACK();	Send storage address low byte
Start();	
SendData(0xa1);	Send start command
RecvACK();	✓ Send device address ₊ Read command
<i>P0 = RecvData();</i>	
SendACK();	_{///} Read data
P2 = RecvData();	_. /Read data
SendNAK();	Condicton command
Stop();	jsend stop command 2
$P_SW2 = 0x00;$	

3

while (1);

} void ma {

Technical support

Selection consultant 13922805190

Assembly code

The test operating frequency is

P SW2	DATA	0BAH	
I2CCFG	XDATA	0FE80H	
I2CMSCR	XDATA	OFE81H	
I2CMSST	XDATA	OFE82H	
I2CSLCR	XDATA	0FE83H	
I2CSLST	XDATA	0FE84H	
I2CSLADR	XDATA	0FE85H	
I2CTXD	XDATA	0FE86H	
I2CRXD	XDATA	0FE87H	
SD 4	RIT	D1 4	
SCL	BIT	P1 5	
502			
P1M1	DATA	091H	
<i>P1M0</i>	DATA	092H	
<i>P0M1</i>	DATA	093H	
РОМО	DATA	094H	
P2M1	DATA	095H	
P2M0	DATA	096H	
P3M1	DATA	0B1H	
P3M0	DATA	0B2H	
P4M1	DATA	0B3H	
P4M0	DATA	0B4H	
P5M1	DATA	0C9H	
P5M0	DATA	QCAH	
	ORG	0000H	
	LJMP	MAIN	
	ORG	0100H	
ST4RT-			
SIARI.			cond gruper command
	MOV	A,#0000001B	, send SIARI command
	MOV	DPTR,#I2CMSCR	
	MOVX	@DPTR,A	
	JMP	WAIT	
SENDDATA:			
	MOV	DPTR,#12CTXD	· Write data to the data buffer
	MOVX	@DPTR,A	
	MOV	A,#00000010B	send SEND command
	MOV	DPTR,#I2CMSCR	, ,
	MOVX	@DPTR.A	
	IMP	WAIT	
	Jill	mail .	
RECVACK:			
	MOV	A,#00000011B	,Send read ACK command
	MOV	DPTR,#I2CMSCR	
	MOVX	@DPTR,A	
	JMP	WAIT	
RECVDATA:			
	MOV	A,#00000100B	send RECV command
	MOV	DPTR,#I2CMSCR	-
	MOVX	@DPTR,A	
	CALL	WAIT	
	MOV	DPTR,#12CRXD	
			Read data from the data buffer

- 708 -

STC12H	Series of technical mar Qfáils ial w	ebsitev.STCAL.com	Car gauge _{MCU} Design company	Technical support ₁₉₈₆₄₅₈₅₉₈₅
1				
	MOVX	A,@DPTR		
	RET			
SENDACK:				
	MOV	A,#00000000B	,Set i	ip _{ACK} signal
	ΜΟΥ	DPTR,#I2CMSST		
	MOVX	@DPTR,A		
	MOV	A,#00000101B	,senc	ACK command
	MOV	DPTR,#I2CMSCR		
	MOVX	@DPTR,A		
	JMP	WAIT		
SENDNAK:				
	MOV	A,#00000001B	,Set u	ıp _{NAK} signal
	MOV	DPTR,#I2CMSST		
	MOVX	@DPTR,A		
	MOV	A,#00000101B	,senc	ACK command
	MOV	DPTR,#I2CMSCR		
	MOVX	@DPTR,A		
	JMP	WAIT		
STOP:				
	MOV	A,#00000110B	,senc	STOP command
	MOV	DPTR,#I2CMSCR		
	MOVX	@DPTR,A		
	JMP	WAIT		
WAIT:				
	MOV	DPTR,#I2CMSST	Cle	ar interrupt sign
	MOVX	A,@DPTR		
	JNB	ACC. 6,WAIT		
	ANL	A,#NOT 40H		
	MOVX	@DPTR,A		
	RET			
DELAY:				
	MOV	R0 #0		
	MOV	R1,#0		
DELAY1:				
	Non			
	NOP			
	NOP			
	NOP			
	DINZ			
	DJNZ	RI,DELAYI RO,DELAYI		
	RET	NGD DLitt 1		
MAIN.				
MAIN:				
	MOV	SP, #5FH		
	MOV	P0M0, #00H		
	MOV	P0M1, #00H		
	MOV	PIM0, #00H		
	MOV	PIM1, #00H		
	MOV	P2M0, #00H		
	MOV	P2M1, #00H		
	MOV	P3M0, #00H		
	MOV	P5M1, #00H		
	MOV	P4M0, #00H		
	MOV	P4M1, #00H		
	MOV	POMU, #00H		
	MOV	1 3:12 I, #UUII		

P_SW2,#80H

MOV

- 709 -

Selection consultant

MOV	A,#11100000B	,Set up 12C The module is the host mode
MOV	DPTR,#I2CCFG	
MOVX	@DPTR,A	
MOV	A,#00000000B	
MOV	DPTR,#I2CMSST	
MOVX	@DPTR,A	
CALL	START	Send start command send device
MOV	A,#0A0H	, addross
CALL	SENDDATA	; Write command
CALL	RECVACK	
MOV	A,#000H	Send storage address high byte
CALL	SENDDATA	
CALL	RECVACK	
MOV	A,#000H	Send storage address low byte
CALL	SENDDATA	
CALL	RECVACK	
MOV	A,#12H	Write test data
CALL	SENDDATA	; mile tool data
CALL	RECVACK	
MOV	A,#78H	Write test data
CALL	SENDDATA	, write test data
CALL	RECVACK	
CALL	STOP	Condictory company
		; Send stop command
CALL	DEI 4V	,Wait for the device to write
CALL	DELAI	data Send start command send
CALL	SIART	device address
MUV CALL	A,#UAUH SENDD 4T4	
CALL	RECVACK	
MOV	A,#000H	Sand storage address high byte
CALL	SENDDATA	, Send storage address high byte
CALL	RECVACK	
MOV	A,#000H	Sand storage address low byte
CALL	SENDDATA	solid storage address low byte
CALL	RECVACK	
CALL	START	Send start command send device
MOV	A,#0A1H	address _
CALL	SENDDATA	+Read command
CALL	RECVACK	
CALL	RECVDATA	Read data
MOV	<i>P0,A</i>	; iouu uuu ·
CALL	SENDACK	
CALL	RECVDATA	Pood data
MOV	P2,A	inoue enter *
CALL	SENDNAK STOR	
CALL	SIUP	Send ston command
IMP		
JMP		
END		

20.4.3 I² C Host mode access PCF8563

Car gauge Design company

Selection consultant₁₃₉₂₂₈₀₅₁₉₀

c Language code

The test operating frequency is

#include "reg51. h"

#include	"intrins.h"	

sfr	P_SW2	=	0xba;	
#define 12	CCFG			
#define 12	CMSCR		(*(unsigned char volatile xdata *)0xfe80)	
#define 12	CMSST		(*(unsigned char volatile xdata *)0xfe81)	
#define 12	CSLCR		(*(unsigned char volatile xdata *)0xfe82)	
#define 12	CSLST		(*(unsigned char volatile xdata *)0xfe83)	
			(*(unsigned char volatile xdata *)0xfe84)	
#define 12	CSLADR		(*(unsigned char volatile xdata *)0xfe85)	
#define 12	CTXD		(*(unsigned char volatile xdata *)0xfe86)	
#define 12	CRXD		(*(unsigned char volatile xdata *)0xfe87)	
sfr P1M1				
sfr P1M0		=	<i>0x91;</i>	
sfr P0M1		=	0x92;	
sfr P0M0		=	<i>0x93;</i>	
efe D2M1		=	0x94;	
sji i 2.011		-	0x95;	
sfr P2M0		_	0x90;	
sfr P3M1		_	0xb2:	
sfr P3M0		_	0xb3;	
sfr P4M1		=	0xb4;	
sfr P4M0		=	0xc9;	
sfr P5M1		=	0xca;	
sfr P5M0				
alia CD 4		_	BIA4	
SOU SDA		_	P1^5;	
sbit SCL				
void Wait()			
$\ell_{\rm eff}$				
	while (! (12CMSST & 0x40));			
	<i>I2CMSST</i> &=~0 <i>x</i> 40;			
1				
void Start	9			
£				
	I2CMSCR = 0x01;			//send _{START} command
	Wait();			
1				
void Send.	Data(char dat)			
1				
	I2CTXD = dat;			Write data to the data buffer
	12CMSCR = 0x02;			send SEND command
	<i>mul()</i> ,			
1				
word P	4680			
vota Kecv.	1CA()			
	I2CMSCR = 0x03.			//Send read ACK command
	Wait();			"
1				
char Recv	Data()			

STC12H	Series of technical marQfails al websitev.STCAL.com	Car gauge Design company
--------	---	--------------------------

Technical support

command

signal ACK

command

send

RECV

Selection consultant 13922805190

{ 12CMSCR = 0x04; Wait();

return 12CRXD;

void SendACK() {

I2CMSST = 0x00;	_∥ Set up	sig
I2CMSCR = 0x05;	//send	Sommand
Wait();		

)

void SendNAK()

1	•		
	I2CMSST = 0x01;	_∥ Set up	signalNAK
	I2CMSCR = 0x05;	send	semmand
	Wait()		

oid Stop()			

(

{			
	$I2CMSCR = \theta x \theta 6;$	//send	STOP
	Wait();		
1			

void Delay()

ł –		
	int i;	
	for (i=0; i<3000; i++)	

ℓ

nop();	
nop();	
nop();	

nop();

1			
void main()			

· · · · ·

{	
	P0M0 = 0x00;

P0M1 = 0x00;P1M0 = 0x00;

- P1M1 = 0x00;P2M0 = 0x00;
- $P2M1 = \theta x \theta \theta;$
- P3M0 = 0x00;
- P3M1 = 0x00;
- P4M0 = 0x00;
- P4M1 = 0x00;
- P5M0 = 0x00;
- P5M1 = 0x00;
- $P_SW2 = \theta x 8\theta;$
- I2CCFG = 0xe0;
- I2CMSST = 0x00;



Car gauge MICU Design company

Technical support 19864585985

Start();		"Send start command
SendDate	a(0xa2);	Send device address, Write command
RecvAC	K();	
SendDate	a(0x02);	Send storage address
RecvAC	<i>K0;</i>	//
SendDate	a(0x00);	Set the second value
RecvAC	K();	
SendDate	a(0x00);	Set the minute value
RecvACE	<i>ΚΟ</i> ;	Set the hour value
SendDate	a(0x12);	JSet the hour value
RecvACI	K();	Send stop command
Stop();		// •
while (1)		
1		
	Start();	Send start command
	SendData(0xa2);	✓ Send device address ₊ Write command
	RecvACK();	
	SendData(0x02);	"Send storage address
	RecvACK();	" Send start command
	Start();	Joend start command
	SendData(0xa3);	✓ Send device address ₊ Read command
	RecvACK();	
	P0 = RecvData();	Read the second value
	SendACK();	
	P2 = RecvData();	Read minute value
	SendACK();	
	P3 = RecvData();	Read hourly value
	SendNAK();	Send stop command
	Stop();	
	Delevite	
1		

Assembly code

7

The test operating frequency is

P_SW2	DATA	0BAH
I2CCFG	XDATA	0FE80H
I2CMSCR	XDATA	0FE81H
I2CMSST	XDATA	0FE82H
I2CSLCR	XDATA	0FE83H
I2CSLST	XDATA	0FE84H
I2CSLADR	XDATA	0FE85H
I2CTXD	XDATA	0FE86H
I2CRXD	XDATA	0FE87H
SDA	BIT	P1.4
SCL	BIT	P1.5
P1M1	DATA	<i>091H</i>
<i>P1M0</i>	DATA	092H
P0M1	DATA	093H
РОМО	DATA	094H
P2M1	DATA	095H
P2M0	DATA	096H

P3M1	DATA	<i>0B1H</i>	
<i>P3M0</i>	DATA	0B2H	
P4M1	DATA	0B3H	
P4M0	DATA	0B4H	
P5M1	DATA	0С9Н	
P5M0	DATA	өсан	
	ORG	0000H	
	LJMP	MAIN	
	OPC	01001	
CT 4 DT	UNU	010011	
SIARI:			cond are command
	MOV	A,#00000001B	,send START command
	MOV	DPTR,#I2CMSCR	
	MOVX	@DP1R,A	
	JMP	WALL	
SENDDATA:			
	MOV	DPTR,#I2CTXD	Write data to the data buffer
	MOVX	@DPTR,A	
	MOV	A,#00000010B	,send _{SEND} command
	MOV	DPTR,#12CMSCR	
	MOVX	@DPTR,A	
	ЈМР	WAIT	
RECVACK:			
	MOV	A.#00000011B	Send read ACK command
	MOV	DPTR.#I2CMSCR	
	MOVX	@DPTR,A	
	JMP	WAIT	
PECVD ATA:			
RECIDAIA.			send RECV command
	MOV	A,#00000100B	, on ALCY Command
	MOV	DPTR,#I2CMSCR	
	MOVX	@DPTR,A	
	CALL	WAIT	
	MOV		Read data from the data buffer
	MOVX	A,@DPTK	
	KE I		
SENDACK:			
	MOV	A,#00000000B	,Set up ACK signal
	MOV	DPTR,#I2CMSST	
	MOVX	@DPTR,A	
	MOV	A,#00000101B	,send _{ACK} command
	MOV	DPTR,#12CMSCR	
	MOVX	@DPTR,A	
	JMP	WAIT	
SENDNAK:			
	MOV	A,#00000001B	,Set up _{NAK} signal
	MOV	DPTR,#I2CMSST	
	MOVX	@DPTR,A	
	MOV	A,#00000101B	.send ACK command
	MOV	DPTR,#12CMSCR	,
	MOVX	@DPTR,A	
	JMP	WAIT	
STOP.			
SIUP:			send grop command
	MOV	A,#00000110B	,sena STOP commana
	MUV	DPTR,#I2CMSCR	
	MUVA IMP	WDF1K,A	
	5141		
WAIT.			
maii.			

Car gauge MCU Design company

Series of technical marQffailsial websitev.STCAL.com

STC12H

Technical support

- 714 -

Selection consultant

STC12H STC12H	Series of technical man Officis ial websitew.STCAL.com
---------------	---

MOVX	A,@DPTR
JNB	ACC. 6,WAIT
ANL	A,#NOT 40H
MOVX	@DPTR,A
RET	

DELAY:

	MOV	R0,#0
	MOV	<i>R1,#0</i>
DELAY1:		
	NOP	
	DJNZ	R1,DELAYI
	DJNZ	R0,DELAY1
	RET	

MAIN:

MOV	<i>SP</i> , #5 <i>FH</i>	
MOV	Р0М0, #00Н	
MOV	<i>P0M1, #00H</i>	
MOV	P1M0, #00H	
MOV	P1M1, #00H	
MOV	<i>P2M0, #00H</i>	
MOV	<i>P2M1</i> , #00H	
MOV	P3M0, #00H	
MOV	P3M1, #00H	
MOV	P4M0, #00H	
MOV	P4M1, #00H	
MOV	P5M0, #00H	
MOV	P5M1, #00H	
MOV	P_SW2,#80H	
MOV	A,#11100000B	; ^{Set up} I2C The module is the host mode
MOV	DPTR,#I2CCFG	
MOVX	@DPTR,A	
MOV	A,#00000000B	
MOV	DPTR,#I2CMSST	
MOVX	@DPTR,A	
		Cond start command cond device
CALL	START	, send start command send device
MOV	A,#0A2H	address
CALL	SENDDATA	;
CALL	RECVACK	
MOV	A,#002H	,Send storage address
CALL	SENDDATA	
CALL	RECVACK	
MOV	A,#00H	Set the second value
CALL	SENDDATA	,
CALL	RECVACK	
MOV	A,#00H	Set the minute value
CALL	SENDDATA	
CALL	RECVACK	
MOV	A,#12H	
CALL	SENDDATA	Set the hour value
CALL	RECVACK	
CALL	STOP	
		Send stop command

Selection consultant

STC12H	Series of technical marQffilsial websitev.STCALcom		Car gauge MCU Design company	:Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant
LOOP:					
	CALL	START	_, Send s	tart command send device	
	MOV	<i>A,#0A2H</i>	address	SWrite command	
	CALL	SENDDATA			
	CALL	RECVACK			
	MOV	A,#002H	Send s	torage address	
	CALL	SENDDATA	,		
	CALL	RECVACK			
	CALL	START	Send s	tart command send device	
	MOV	<i>A,</i> #0 <i>A</i> 3 <i>H</i>	addres	S	
	CALL	SENDDATA		⁻ ₊ Read command	
	CALL	RECVACK			
	CALL	RECVDATA	Pood *	he eccord value	
	MOV	<i>P0,A</i>	, nead i	ne second value	
	CALL	SENDACK			
	CALL	RECVDATA			
	MOV	P2,A	,Read n	ninute value	
	CALL	SENDACK			
	CALL	RECVDATA			
	MOV	P3,A	, <mark>Read h</mark>	ourly value	
	CALL	SENDNAK			
	CALL	STOP			
			Send s	top command	
			,		
	CALL	DELAY			
	ЈМР	LOOP			
	END				
			10		

I² C Slave mode (interrupt mode) 20.4.4

$_{ m c}$ Language code		
The test operating frequency 11.0592MHz	y is	
#include "reg51. h"		
#include "intrins. h"		
sfr P_SW2 #define 12CCFG	=	0xba;
#define 12CMSCR #define 12CMSST		(*(unsigned char volatile xdata *)0xfe80)
#define 12CSLCR		(~(unsigned char volatile xdata *)0xfe82) (*(unsigned char volatile xdata *)0xfe82)
#define I2CSLST		(*(unsigned char volatile xdata *)0xfe83)
#define I2CSLADR		(*(unsigned char volatile xdata *)0xfe84)
#define I2CTXD		(*(unsigned char volatile xdata *)0xfe85)
#define I2CRXD		(*(unsigned char volatile xdata *)0xfe86)
sfr P1M1		(Junsignea chur volaule xaaa Juxjeo)
sfr P1M0		
sfr P0M1	-	0x91;
sfr P0M0	_	0.592;
sfr P2M1	=	0x94;
sfr P2M0	=	0x95;
sfr P3M1	=	0x96;
	=	0xb1;

Shenzhen Guoxin Artificial Intelligence Coomastic distributor phone numbers

ТС12Н	Series of technica	l mar Qfáils ial webs	Sitew.STCAL.com	Car gauge MCUDesign company	.Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
	-					
fr c	<i>P3M0</i>	=	0xb2;			
r c.	P4M1	_	0xb3;			
ir fr	P5M1	_	0x04;			
, F	P5M0	_	Oxco:			
,	1 3010		oxca,			
7	SDA	=	P1^4;			
t	SCL	=	P1^5;			
a:				"Devi	ce address flag	
a;				Stor	age address flag	
igned cha	r	addr:		<i>II</i>		
igned cha	r pdata	hufferl	(256).			
		Ungjer	230],			
(12C_Isr()) interrupt 24					
p	ush(P_SW2);					
P	$SW_2 \models 0 \sim 20$					
P_	3W2 = 0x80;					
if ((I2CSLST & 0x40)					
1						
	COLOT 0 0 10				If themenorocessing is a re	aneated
120	CSLST & = -0x40;			// etai	start // in the processing is a re-	ado
150	uu – 1;			// Star	i signal, this setting must be n	lade
r als	ee if (12CSLST & 0x20)					
(Lis	<i>(1205251 & 0.20)</i>					
	<i>12CSLST</i> &=~0	20;		//Deal v	ith _{RECV} event	
	if (isda)					
	l.					
	isda =	0;		//Deal v	ith _{RECV} Event (RECV DEVICE ADDR)
	1					
	else if (isma)					
	1					
				Doalar	itheray Event ()
	ISMA =	0;		/Deal v	RECV EVEN (RECV MEMORY ADD)	γ)
	addr =	I2CRXD;				
	12CT	D = buffer[addr];				
	1					
	else					
	1					
	buffer	[addr++] = I2CRXD;		//Deal v	ith _{RECV} Event (_{RECV DATA})	
	1					
1						
, els	se if (12CSLST & 0x10)					
1	, i i					
					11	
	<i>12CSLST</i> &=~0	10;		//Deal v	ithsend event	
	if (I2CSLST & 0:	:02)				
	(
	12CT	$D = \theta x f f;$		receiv	ed NAK Then stop reading d	ata
	,					
	, else					
	1					
	t.					al the slat-
	I2CT	D = buffer[++addr];		/receiv	ACK I Nen continue to rea	ia the data
	1					
1						
els	se if (12CSLST & 0x08)					
{						

12CSLST &=~0x08; isda = 1;

isma = 1;

Deal with STOP event



Assembly code

The lest operating frequency is

<i>P_SW2</i>	DATA	0BAH
I2CCFG	XDATA	0FE80H
I2CMSCR	XDATA	0FE81H
I2CMSST	XDATA	0FE82H
I2CSLCR	XDATA	0FE83H
I2CSLST	XDATA	0FE84H
I2CSLADR	XDATA	0FE85H
I2CTXD	XDATA	0FE86H
I2CRXD	XDATA	0FE87H
SDA	BIT	P1.4
SCL	BIT	P1.5
ISDA	BIT	20H. 0

Device address flag

STC12H	Series of technical mail faisial websitev.STCAL.com		Car gauge _{MCU} Design con	ege _{MCU} Design companyTechnical su		1pport ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant 13922805190
ISMA	BIT	20H. 1		Storage add	ress flar	n and a second se	
10.111		2000 1		,otorage add	1000 114	9	
ADDR	DATA	21H					
P1M1	DATA	091H					
P1M0	DATA	092H					
P0M1	DATA	093H					
P0M0 P2M1	DATA	094H 095H					
P2M0	DATA	096H					
P3M1	DATA	0B1H					
<i>P3M0</i>	DATA	0B2H					
P4M1	DATA	0B3H					
P4M0	DATA	0B4H					
P5M1 P5M0	DATA	0C9H					
15,000	DATA	ocan					
	ORG	0000H					
	LJMP ORG	MAIN 00C3H					
	LJMP	I2CISR					
	ORG	0100H					
I2CISR:							
	PUSH	ACC					
	PUSH	PSW					
	PUSH	DPL					
	PUSH	Drn		Ditut			
	MOV	DPTR,#I2CSLST		,Detect slave	status		
	JB	A,@DPTR					
	JB	ACC. 5,RXIF					
	JB	ACC. 4,TXIF					
	JB	ACC. 3,STOPIF					
ISREXIT:							
	РОР	DPH					
	РОР	DPL					
	POP POP	PSW ACC					
	RETI						
STARTIF:							
	ANL	A.#NOT 40H		Deal with	event		
	MOVX	@DPTR,A		,			
	SETB	ISDA					
	JMP	ISREXIT					
RXIF:							
	ANL	A,#NOT 20H		,Deal with RECV	event		
	MOVX	@DPTR,A					
	MOV	DPTR,#I2CRXD					
	MUVX JBC	A,@DP1K ISDA,RXDA					
	JBC	ISMA,RXMA					
	MOV	R0,ADDR		,Deal withRECV	Event (RECV DATA)	
	MOVX	@R0,A					
	INC	ADDR					
	ЈМР	ISREXIT					
RXDA:							
	JMP	ISREXIT		,Deal with RECV	Event (RECV DEVICE ADDR)	
RXMA:							

STC12H	Series of technical marQfailsial websitev.STCAL.com		Car gauge _{MCU} Design company	_: Technical su	upport ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant 13922805190
i.			Deal with -	W Eyent (
	MOV	ADDR,A	,Deal Witi <u>R</u> E	v ⊑vent (RECV MEMORY ADDR)	
	MOV	RU,A				
	MOVX	A,@KU				
	MOV	DPTR,#I2CTXD				
	MOVX	@DPTR,A				
	JMP	ISREXIT				
TXIF:						
	ANL	A,#NOT 10H	,Deal withse	D event		
	MOVX	@DPTR.A				
	JB	ACC. LRXNAK				
	INC	ADDR				
	MOV					
	MOVY	1@ P 0				
	MOVA	A,WRU				
	MOV	OPTR,#I2CIAD				
	MOVX	@DPTR,A				
	JMP	ISREXIT				
RXNAK:						
	MOVX	<i>A,</i> #0 <i>FFH</i>				
	MOV	DPTR,#I2CTXD				
	MOVX	@DPTR,A				
	JMP	ISREXIT				
CTO DI T						
STOPIF:						
	ANL	A,#NOT 08H	,Deal with <i>T</i>	event		
	MOVX	@DPTR,A				
	SETB	ISDA				
	SETB	ISMA				
	JMP	ISREXIT				
MAIN:						
	MOV	SP #5FH				
	MOV	DOMO #0011				
	MOV	DOM1 #0011				
	MOV	PUM1, #0011				
	MOV	P1M0, #00H				
	MOV	P1M1, #00H				
	MOV	<i>P2M0, #00H</i>				
	MOV	P2M1, #00H				
	MOV	P3M0, #00H				
	MOV	P3M1, #00H				
	MOV	P4M0, #00H				
	MOV	P4M1, #00H				
	MOV	P5M0, #00H				
	MOV	P5M1, #00H				
	MOV	P_SW2,#80H				
	MOV	A,#10000001B	Enable 12C	Slave mo	de	
	MOV	DPTR,#I2CCFG				
	MOVX	@DPTR,A				
	MOV	A,#01011010B	: Set the	slave device	address <i>menimum</i>	01 1010B
			, set the		namely	
			I2CSLA Since th	ок/7:1/=010_1101В, e device add	MA=0B°;""""" dress sent to the b	ost must be the same as
			, once th			
			;I2CSLADR[7:	The same o	can access this ho	st. ISlave equipment.
			you need	to write da	ta, you have to se	nd, it,
			; If the ho	st needs to	read data, it must	serred it
	MOV	DPTR,#I2CSLADR				
	MOVX	@DPTR,A				
	MOV	A,#00000000B				
	MOV	DPTR,#I2CSLST				
	ΜΟΥΧ	@DPTR,A				

- 720 -

STC12H	Series of technical marQtfailsial w	ries of technical marQf#isial websitev.STCALcom		.Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
	МОУ	A,#01111000B	Enable	slave mode interrupt	
	MOV	DPTR,#I2CSLCR	,		
	MOVX	@DPTR,A			
			Userre		
	SETB	ISDA	,User V	ariable initialization	
	SETB	ISMA			
	CLR	A			
	MOV	ADDR,A			
	MOV	<i>R0,A</i>			
	MOVX	A,@R0			
	MOV	DPTR,#I2CTXD			
	MOVX	@DPTR,A			
	SETB	EA			
	SJMP	\$			
	END				

20.4.5 I² C Slave mode (query method)

c Language code		
The test operating frequency	/ is	
11.0392,94112		
#include "reg51. h"		
#include "intrins. h"		
sfr		
P_SW2 #define I2CCFG	=	0xba;
#define I2CMSCR		(*(unsigned char volatile xdata *)0xfe80)
#define 12CMSST		(*(unsigned char volatile xdata *)0xfe81)
#define 12CSLCR		(*(unsigned char volatile xdata *)0xfe82)
#define I2CSI ST		(*(unsigned char volatile xdata *)0xfe83)
		(*(unsigned char volatile xdata *)0xfe84)
#define 12CSLADK		(*(unsigned char volatile xdata *)0xfe85)
#define 12CTXD		(*(unsigned char volatile xdata *)0xfe86)
#define I2CRXD		(*(unsigned char volatile xdata *)0xfe87)
sfr P1M1		
sfr P1M0	=	0x91;
sfr P0M1	=	<i>0x92;</i>
sfr P0M0	=	0x93;
sfr P2M1	-	0x94;
sfr P2M0	_	0x96;
5) 1 2 M 0	=	0xb1;
sjr rəmi	=	Øxb2;
sfr P3M0	=	0xb3;
sfr P4M1	=	0xb4;
sfr P4M0	=	0xc9;
sfr P5M1	=	0xca;
sfr P5M0		
sbit SDA	=	P1^4;
sbit SCL	=	<i>P1^5;</i>
bit isda;		
		Device address flag

		isma; bit				Storage addr	ess flag	
unsigned ch	ar			addr;		// _		
unsigned ch	ar pdata			buffer[256];				
void main() {								
ʻ.	20140 - 0							
	-0M0 = 0X -0M1 = 0x							
	0MI = 0X PIM0 = 0y							
	P1M1 = 0x	00:						
	$P_{2M0} = 0x$	00:						
1	P2M1 = 0x	00;						
1	P3M0 = 0x	00;						
1	P3M1 = 0x	00;						
1	P4M0 = 0x	00;						
1	P4M1 = 0x	00;						
1	P5M0 = 0x	00;						
1	P5M1 = 0x	00;						
1	$P_SW2 = 0$	x80;						
1	2CCFG =	0x81;				CI		40
1	2CSLADI	$R = \theta x 5 a;$				Ena	ave mod ible	12CSLADR=0101 1010B
						setting the s	lave,de,v	/iceaddresss register
						Since the dev	vice add	ress sent to the host must be the same as $_{_{M\!A heta,}}$
						//I2CSLADR[7:1]	e to acc	cess this I2C Slave equipment.
						// If the host ne	eeds to v	write data, it must be sent
						// . If the host r	needs to	read data, ຳ້"fff/ປຣ່າ be
1	2CSLST = 2CSLCR =	= 0x00; = 0x00:				Dischla clava	modoji	atomustica
	ZCOLCA	0,000,				Disable slave	modeli	nterruption
i	sda = 1;					User variable	initializ	ation
i	sma = 1;							
a	ddr = 0;							
1	2CTXD =	buffer[add	r];					
,	vhile (1)							
1								
		if (I2CSLS	T & 0x40)					
		(
		I2CSLST &	$k = -\theta x 4 \theta;$			START // I	itherpiro	cessing is a repeated
		isda = 1;					this sett	ing must be made
		} also if (12C	SI ST & 0x20)					
		((3231 u 0.20)					
			ISCELET P- AND	0.		Deal withRECV	event	
			12CSLS1 &=~0.2	σ,		//		
			(
			isda = 0	;		//Deal withRECV	Event (RECV DEVICE ADDR)
			/					
			else if (isma) 1					
			• 			Deal with row	Event (
			isma = 0	, 2CBVD.		//wour whenkEUV	FACUT (RECV MEMORY ADDR /
			aaar = 1 12CTXL) = buffer[addr];				
			,					
			else					
			(
			buffer[a	ddr++] = 12CRXD;		//Deal withRECV	Event (RECV DATA)

	1	
)	
	else if (12CSLST & 0x10)	
	(
	I2CSLST &= -0x10;	//Deal with SEND event
	if (12CSLST & 0x02)	
	<i>t</i>	
	I2CTXD = 0xff;	// ^{received} NAK Then stop reading data
)	
	else	
	ℓ	
	I2CTXD = buffer[++addr];	Areceived ACK Then continue to read the data
	<i>J</i>	
	1	
	else if (12CSLST & 0x08)	
	(
	12CSLST &=~0x08;	//Deal with <i>stop</i> event
	<i>isda</i> = 1;	
	<i>isma</i> = 1;	
1		
,		

Assembly code

Assembly of	code	-	
, не ея ор	11.0592MHz	5	
P_SW2	DATA	<i>0ВАН</i>	
12CCFG	XDATA	0FE80H	
I2CMSCR	XDATA	0FE81H	
I2CMSST	XDATA	0FE82H	
I2CSLCR	XDATA	0FE83H	
I2CSLST	XDATA	0FE84H	
I2CSLADR	XDATA	0FE85H	
I2CTXD	XDATA	0FE86H	
I2CRXD	XDATA	0FE87H	
SDA .	BIT	<i>P1.4</i>	
SCL	BIT	P1.5	
ISDA	BIT	20Н. 0	Device address flag
ISMA	BIT	20Н. 1	Storage address flag
			; 6 6
ADDR	DATA	21H	
P1M1	DATA	<i>091H</i>	
P1M0	DATA	<i>092H</i>	
<i>P0M1</i>	DATA	<i>093H</i>	
РОМО	DATA	094H	
P2M1	DATA	095H	
P2M0	DATA	096H	
P3M1	DATA	0B1H	
P3M0	DATA	0B2H	
P4M1	DATA	0B3H	
P4M0	DATA	0B4H	
P5M1	DATA	0C9H	
P5M0	DATA	<i>0САН</i>	
	ORG	0000H	

Shenzhen Guoxin Artificial Intelligence Coomastic distributor phone numbers

STC12H	Series of technical marQf#ilsia	al websitev.STCAL.com	Car gauge _{MCU} Design company	Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant
	LJMP	MAIN			
4IN•	ORG	0100H			
	MOV	SP #5FH			
	MOV	P0M0. #00H			
	MOV	P0M1, #00H			
	MOV	P1M0, #00H			
	MOV	P1M1, #00H			
	MOV	<i>P2M0, #00H</i>			
	MOV	P2M1, #00H			
	MOV	<i>P3M0, #00H</i>			
	MOV	P3M1, #00H			
	MOV	P4M0, #00H			
	MOV	P4M1, #00H			
	MOV	P5M0, #00H			
	MOV	P5M1, #00H			
	MOV	D CW2 #00H			
	мот	P_SW2,#80H			
	MOV	A,#10000001B	,Enable _/	^{2C} Slave mode	
	MOV	DPTR,#I2CCFG			
	MOVX	@DPTR,A			
	МОУ	А,#01011010В	; Set the	e slave device address regis	tep 101_1010B
			,Since t	he device address sent to th	e host must be the same a
			;12CSLADR	7:1] The same can access this	host. ISlave equipment.
			you nee	ed to write data, you have to	
			; if the r	lost needs to read data, it mil	ust-sena it
	MOV	DPTR,#I2CSLADR			
	MOVX	@DPTR,A			
	MOV	A,#0000000B			
	MOV	DPTR,#I2CSLST			
	MOVX	@DPTR,A			
	MOV	A,#00000000B	Disable	e slave mode interruption	
	MOV	DPTR,#I2CSLCR			
	MOVX	@DPTR,A			
	SETB	ISDA	User v	ariable initialization	
	SETB	ISMA	,		
	CLR	A			
	MOV	ADDR,A			
	MOV	<i>R0,A</i>			
	MOVX	A,@R0			
	MOV				
	MOVX	@DPTR,A			
0.0.					
			Detect	slavo status	
	MOV	DPTR,#I2CSLST	, Detect	SIAVE SIALUS	
	MOVX	A,@DPTR			
	JB	ACC. 6,STARTIF			
	JB	ACC. 5,RXIF			
	JB	ACC. 4,TXIF			
	JB	ACC. 3,STOPIF			
ADTIC	JMP	LUUP			
ARTIF:	4 101	4 41107 404	.Deal with	TART event	
	ANL	A,#NUT 40H	, a cut with		
	MUVX	WDP1K,A			
	0570	ICD /			

- 724 -

STC12H	Series of technical mar 0/fáils ial v	websitev.STCAL.com	Car gauge _{MCU} Design company	Technical su	upport ₁₉₈₆₄₅₈₅₉₈₅	.Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
	IMP	LOOP				
RXIF:	5.01	2001				
	411	4 #NOT 2011	.Deal with RECV	event		
	ANL	A,#NOT 20H	; ;			
	MOVA	@DPTR,A				
	MOV	DP IR, #I2CKAD				
	MOVA IPC					
	JBC	ISDA,KADA				
	<i>ЛВС</i>	ISMA,RAMA				
	MOV	RU,ADDR	,Deal withRECV	Event (RECV DATA)	
	MOVA	(aR0,A				
	INC	ADDR				
	JMP	LUUP				
RXDA:						
	JMP	LOOP	,Deal with	Event (RECV DEVICE ADDR)	
RXMA:						
	MOV	ADDR,A	,Deal with RECV	Event (RECV MEMORY ADDR)	
	MOV	<i>R0,A</i>				
	MOVX	A,@R0				
	MOV	DPTR.#I2CTXD				
	MOVX	@DPTR,A				
	JMP	LOOP				
TXIF:						
			Deal with END	event		
	ANL	A,#NOT 10H	;			
	MOVX	@DPTR,A				
	JB	ACC. 1,RXNAK				
	INC	ADDR				
	MOV	R0,ADDR				
	MOVX	A,@R0				
	MOV	DPTR,#I2CTXD				
	MOVX	@DPTR,A				
	JMP	LOOP				
RXNAK:						
	MOVX	A,#0FFH				
	MOV	DPTR,#I2CTXD				
	MOVX	@DPTR,A				
	JMP	LOOP				
STOPIF:						
	ANL	A #NOT 08H	.Deal with TOP	event		
	MOVX	@DPTR,A	,			
	SETB	ISDA				
	SETB	ISMA				
	JMP	LOOP				
	END					

20.4.6

test I

 $I^2 C$ The host code of the slave mode code

c Langua	ige code							
The lest o	perating freque	ncy is Hz						
#include "reg51. h'	#include "reg51. h"							
#include "intrins. h	"							
sfr	P_SW2	=	0xba;					

STC12H	Series of technical martificial websitev.STCAL.com
--------	--

#define I2CCFG (*(unsigned char volatile xdata *)0xfe80) #define I2CMSCR (*(unsigned char volatile xdata *)0xfe81) #define I2CMSST (*(unsigned char volatile xdata *)0xfe82) #define I2CSLCR (*(unsigned char volatile xdata *)0xfe83) #define I2CSLST (*(unsigned char volatile xdata *)0xfe84) #define I2CSLADR (*(unsigned char volatile xdata *)0xfe85) #define I2CTXD (*(unsigned char volatile xdata *)0xfe86) #define I2CRXD (*(unsigned char volatile xdata *)0xfe87) P1M1 0x91; sfr =

sfr	P1M0	=	0x92;
sfr	<i>P0M1</i>	=	0x93;
sfr	РОМО	=	0x94;
sfr	P2M1	=	0x95;
sfr	P2M0	=	0x96;
sfr	P3M1	=	0xb1;
sfr	<i>P3M0</i>	=	0xb2;
sfr	P4M1	=	0xb3;
sfr	P4M0	=	0xb4;
sfr	P5M1	=	0xc9;
sfr	P5M0	=	0xca;

sbit	SDA .	=
sbit	SCL	=

P1^4; P1^5;

void Wait()

1

- while (! (I2CMSST & 0x40));
- *I2CMSST* &=~0x40;
- 3

void Start()

{

 $I2CMSCR = \theta x \theta 1;$ Wait();

3

void SendData(char dat)

- 1
- I2CTXD = dat;
- $I2CMSCR = \theta x \theta 2;$
- Wait();

1

void RecvACK()

- 1
- $I2CMSCR = \theta x \theta 3;$
- Wait();
- }

char RecvData()

- {
- $I2CMSCR = \theta x \theta 4;$
- Wait();
- return I2CRXD;
- }

void SendACK()

- {
- Shenzhen Guoxin Artificial Intelligence Co., Ltd. Domestic distributor phone:number

_{//}send START command

Car gauge_{MCU}Design company

Technical support 19864585985

Selection consultant 13922805190

// Write data to the data buffer send send command

send RECV command

Send read ACK command

STC12H	Series of technical mai@faisial websitev.STCAL.com	Car gauge MCU Design company	Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
A.		Octore	al much of the	
	12CMSST = 0x00;	//Set up	signalACK	
	12CMSCR = 0x05;	//00114	Acaminanta	
	mau(),			
1				
void Send	NAK()			
ł.		.Set up	signal NAK	
	12CMSS1 = 0x01; $12CMSCR = 0x05.$	//send	çemmand	
	Wait();			
1				
·				
void Stop	2			
{	, ,			
	$12CMSCR = \theta x \theta 6;$	_{//} send	STOP command	
	Wait();			
1				
void Dela	v0			
1				
	int i;			
	for (i=0; i<3000; i++)			
	1			
nop();				
	}			
1				
void main	0			
1				
	P0M0 = 0x00;			
	P0M1 = 0x00;			
	P1M0 = 0x00;			
	PIMI = 0x00;			
	P2M0 = 0x00;			
	P2M1 = 0x00;			
	P3M0 = 0x00;			
	P3M1 = 0x00;			
	P4M0 = 0x00;			
	P4M1 = 0x00;			
	P5M0 = 0x00;			
	P5M1 = 0x00;			
	P SW2 = 0x80;			
	12CMSST = 0+00+	_{//} Enable	I2C Host mode	
	Constitute a constitute of the			
	surr();			
	SenaData(0x5a);	Send	start command	and
	RecvACK();	"Send	device address	(0B)
	SendData(0x00);		atovono odduo o	
	RecvACK();	Send	storage address	
	SendData(0x12);	Write	test data ₁	
	RecvACK();	///مانغم	test data	
	SendData(0x78);	"write		

	RecvACK();			
	Stop();	"Send stop command		
		"Send start command		
S	Start();	"Send device address		
	SendData(0x5a);	(010_1101B)+ Write command (0B)		
	RecvACK();			
	SendData(0x00);	✓ Send storage address high byte		
	RecvACK();			
	Start();	∬Send start		
	SendData(0x5b);	command "Send device)+ Read command (1B)		
	RecvACK();	addraga Bood data		
	$P\theta = RecvData();$			
	SendACK();			
	P2 = RecvData();	"Read data		
	SendNAK();	2//		
	Stop();	Send stop command		
	$P SW^2 = 0 \times 00^{1-1}$			
	while (1).			
	mme (1),			

Assembly code

The test operating frequency is

;	11.0592MHz			
P SW2	DATA	0BAH		
12CCFG	XDATA	0FE80H		
I2CMSCR	XDATA	0FE81H		
I2CMSST	XDATA	0FE82H		
I2CSLCR	XDATA	0FE83H		
I2CSLST	XDATA	0FE84H		
I2CSLADR	XDATA	0FE85H		
I2CTXD	XDATA	0FE86H		
I2CRXD	XDATA	0FE87H		
SD 4	RIT	PI 4		
SCL	BIT	P1.5		
D1M1	DATA	00114		
P1M0	DATA	007H		
P0M1	DATA	093H		
P0M0	DATA	094H		
P2M1	DATA	095H		
P2M0	DATA	096H		
P3M1	DATA	0B1H		
<i>P3M0</i>	DATA	0B2H		
P4M1	DATA	0B3H		
P4M0	DATA	0B4H		
P5M1	DATA	өсэн		
P5M0	DATA	<i>0САН</i>		
	ORG	0000H		
	Loj 11 [INCALLY		
	ORC	01001		
CT 4 DT.	UNU	010011		
31AK1:	MOV	4.4000000010	send on the	command
	MUV	A,#0000001B	;senu START	command

Shenzhen Guoxin Artificial Intelligence Coondattic distributor phone:numbers

STC12H	Series of technical martificial web	Site v.STCAL.com	^{Car gauge} MCUDesign compan	nyTechnical support	Selection consultant
75					
	MOV	DPTR,#I2CMSCR			
	MOVX	@DPTR,A			
	JMP	WAIT			
SENDDATA:					
	MOV	DPTR,#I2CTXD	; V	Vrite data to the data buffer	
	MOVX	@DPTR,A			
	MOV		.se	end SEND command	
	MOV	DPTR,#I2CMSCR			
	MOVX	@DPTR,A			
	JMP	WAIT			
RECVACK:					
	MOV	4 #00000011 P	.Se	end read ACK command	
	MOV	DPTR #I2CMSCR	ý		
	MOVX	@DPTR.A			
	JMP	WAIT			
DECUD (T)					
KEUVDAIA:			co.	and array command	
	MOV	A,#00000100B	,se	end <u>RECV</u> command	
	MOV	DPTR,#I2CMSCR			
	MOVX	@DPTR,A			
	CALL	WAIT			
	MOV	DPTR,#I2CRXD	; R	Read data from the data buff	er
	MOVX	A,@DPTR			
	RET				
SENDACK:					
	MOV	A,#00000000B	,Se	et up ACK signal	
	MOV	DPTR,#I2CMSST			
	MOVX	@DPTR,A			
	MOV	A,#00000101B	,se	end ACK command	
	MOV	DPTR,#I2CMSCR			
	MOVX	@DPTR,A			
	JMP	WAIT			
SENDNAK:					
	MOV	A #00000001B	Se	et up _{NAK} signal	
	MOV	DPTR.#I2CMSST			
	MOVX	@DPTR.A			
	MOV	A,#00000101B	.se	end ACK command	
	MOV	DPTR,#I2CMSCR	,		
	MOVX	@DPTR,A			
	JMP	WAIT			
STOP.					
5101.			20	and grop command	
	MOV	A,#00000110B	.30		
	MOV	DPTR A			
	JMP	WAIT			
WAIT:					
	MOV	DPTR,#I2CMSST	,C	lear interrupt sign	
	MOVX	A,@DPTR			
	JNB	ACC. 6,WAIT			
	ANL	@DPTR A			
	MOVX				
	RET				
DELAY:					
	ΜΟΥ	R0,#0			
	MOV	R1,#0			
DELAY1:					
	NOP				
	NOP				
	NOP				
NOP					
------	-----------				
DJNZ	R1,DELAY1				
DJNZ	R0,DELAY1				
RET					

MAIN:

MOV	SP, #5FH	
MOV	<i>P0M0, #00H</i>	
MOV	<i>P0M1</i> , #00H	
MOV	<i>P1M0, #00H</i>	
MOV	<i>P1M1, #00H</i>	
MOV	P2M0, #00H	
MOV	P2M1, #00H	
MOV	P3M0. #00H	
MOV	P3M1 #00H	
MOV	P4M0 #00H	
MOV	P4M1 #0011	
MOV	F4M1, #0011	
MOV	P3M0, #00H	
MOV	<i>P5M1, #00H</i>	
MOV	P_SW2.#80H	
	·	
MOV	A,#11100000B	^{set up} ^{12C} The module is the host mode
MOV	DPTR,#I2CCFG	
MOVX	@DPTR,A	
MOV	A,#00000000B	
MOV	DPTR,#I2CMSST	
MOVX	@DPTR,A	
CAL	CT 4 DT	Send start command
CALL		
MOV		Cond
CALL	SENDDATA	(010_1101B)+Write command, Send
CALL	RECVACK	device address Send storage address (0B)
MOV	A,#000H	
CALL	SENDDATA	
CALL	RECVACK	
MOV	A,#12H	Write test data
CALL	SENDDATA	
CALL	RECVACK	
MOV	A,#78H	Write test data
CALL	SENDDATA	;
CALL	RECVACK	
CALL	STOP	
		Send stop command
		Wait for the device to
CALL	DELAY	,
		write data _, Send start command
CALL	START	Send device address
MOV	A,#5AH	Write command ((B))
CALL	SENDDATA	
CALL	RECVACK	
MOV	A,#000H	Send storage address
CALL	SENDDATA	, oona atorago addreaa
CALL	RECVACK	
CALL	STADT	
CALL	START A REDU	_, Send start command
MUV	А,#ЭВИ	;Send device address $(IB)_{(IB)}$,Read command (IB)
CALL	SENDDATA	
CALL	RECVACK	
CALL	RECVDATA	Read data 1
MOV	<i>P0,A</i>	ý .

STC12H	Series of technical marQfailsial	websitestationom	Car gauge Design company	.Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
A8					
	CALL	SENDACK			
	CALL	RECVDATA	Read dat	a 2	
	MOV	P2,A			
	CALL	SENDNAK			
	CALL	STOP	Send sto	n command	
			;00114 010	p oonnana	
	JMP	\$			
	END				

School

- 731 -

21 16 Bit advanced PWM Timer, support quadrature encoder

The series of microcontro	Ilers are integrated in Bit ad	Iternally Ivanceop _{WM} Ti	mer, divide	ed into two sets of cycles cawbe di	fferent
Named separately PWMA Harmony	channel 8 16	PWM1 and	PWM2	But it is easy to be confused with t	the name of the chi
Therefore, it was changed to PWMA The prev	vious data sheet was	nam ed manda	and c	an be configured as a group. _/ symme	trical/Dead zone con
of PWM Or capture external signals, the	eset separately First a	16949onfigured	wasa (Ovano)	ut or capture external signals.	
First group PWM/PWMA	frequency can be the	system clock	through the	e register e	nter and PWMA_PSCRL
The clock after the line is divided by the d	ivision, theydivalsie be	aven.	PWM/PWMB	The clock frequency can be s	system time
can be the clock passing through the reg	steind group www. For r	the clock after	dividing by	y frequency, the divisio Arvalmetwae	nbe

value. Two groups The clock frequency can be set independently.

First group

A channel (PWM1P/PWM1N

PWM3P/PWM3N

 PWM4P/PWM4N)
 There is a timer_PWMA

 PWM4P/PWM4N)
 There is a timer_PWMA

 Comparison function
 Comparison function

 There is a timer_PWMA
 Complementary symmetrical channels Output)

 Comparison function
 Comparison function

 Comparison function
 Comparison function

 Comparison function
 Comparison function

 Comparison function
 Compare functions

 Compare function
 Compare function

 Compare function
 Compare functin

 Compare f

symmetrical PWM the second group can only output single, ended functions are exactly the same. The following introduction to the advanced timer Take the first group as an example to illustrate.

When using the first groupping the first group in the second seco	output PWM	When the waveform is set with can be renabled separate	ilyput,
It can also be enabled separately and	4N	output. For example: if the output is enabled Bepair	rately, then PWM1P
can no longer be output	and ₽₩M1R	Form a set of complementary symmetrical outିβଷାସ୍ତ୍ର	utput of the channel can be indepen
independently, unless it is set, for $\overset{\mathrm{PWM}}{ex}$	ample: the ^{PWM2N}	Output, can also be enabled Separatery PWM3N	output. If needed
first group can be∿enabl ∉ihæpførata lp	ture function o	or measurementWhen measuring the pulse width, the i	input signal can only be input from t
PWM1P/PWM2P/PWM3P/PWM4P	Only the ca	apture function and the pulse width measurement fun	ction are available.

Two groups @MadvaWdeed the timer captures the external signal, it can choose to capture the rising edge or the falling edge. If necessary Capture the rising and falling edges, then the input signal can be convectedEtodeleschaenedIshemite same time input signal can be convected at the signal can be conv

Three kinds of hard@anepare:

 Compatible with tradition (803)WM
 : Can output WM
 Waveform, capture external input signals, and output high-speed pulses. Can be e

 bit_{77} Outbit/8
 bit_{10} Bit of
 PWM 6

 Waveform, bit
 PWM 6
 The frequency of the waveform is concerned in the waveform is concerned

The frequency of the ways form inock source frequency PCA The frequency of the ways form doork source frequency

PWM The frequency of the waveform is the frequency of t**Captorly stered and sopurs**ign¹⁰ls, you can capture rising edges, falling edges, o When capturing the rising and falling edges.

STC8G Series of 15 Bit enhanced PWM Waveform, no input capture function. External outjust frequency of PWM And the duty cycle can be set arbitrarily. Through software intervention, multiple complementarities valorities actives valorities actives valorities and the real-time trigger conversion function. ADC

Series of STORMATION PROVIDE AND ADDRESS OF STORMATION PROVIDE AND ADDRESS OF STORMATION PROVIDED AND ADDRESS OF STORMATION ADDRESS OF STORMATICAL ADDRESS

In the description below, Represents the Wit'st group Represents the Second Group

- 732 -

Selection consultant Technical support, Series of technical man Official website STCAL on Car gauge Design company The first Timer_{/PWMA} Internal signal description TI1 PWM PWM1P/PWM2P/PWM3P Pin signal or Different or later signals) : External clock input signal (PWAR ICIFTIIF Digitally fis Grou passing by THEP: AfterC2P TH passing by THF_{ED} : The edge signal after the edge detector THF : After passing by apture TI1F Signal TIFP2: After passing by put signal of the selected charige after the edge detector after the edge detector 1 Pass CCIS : The reference waveform output by the output channel (intermediate waveform) OC1REF : the main output signal of the channel (after polarity processing HECLIP Signal) **OC1** : The complementary output signal of theichannel (tenterolarity treatment ociresignal) OC1N ^{T12}: External clock input signal (_{PWM2P2} Pin signal) IC2FT12F signal passing by TIPE ED : THE dge signal TIZEP: After passing by After the edge detector ccipienal TIZEP1: After passing by After the edge detector TI2FSignal TI2FP2: After passing by After the edge detector TI2F signal IC2: Pass CC2S Captured input signal of the selected channel : the reference OC2REF waveform output by the output channel (intermediate waveform) : the main output signal of the channel (after polarity processing2REFP2 OC2 : The complementary output signal of the 2channe (tenter) olarity treatment OC2RE Fignal) OC2N TI3 : External clock input signal (PWM3P3 Pin signal) IC3FTI3F signal passing by TISF ED : TIG dge signal TI3FP: After passing by After the edge detector cc3pignal TI3FP3: After passing by After the edge detector TIBISignal TI3FP4: After passing by After the edge detector TIBISignal IC3: Pass CC3S Captured input signal of the selected channel : the reference **OC3REF**waveform output by the output channel (intermediate waveform) : the main output signal of the channel (after polarity processing REP Signal) OC3 OC3N: channel ³ Complementary output signal (after After polarity treatment OC3RE^{§ignal)} ^{TI4}: External clock input signal (_{PWM4P4} Pin signal) IC4FTI4F: CAGRAlly filtered TI4 signal passing by $_{\underline{TI4F_ED}: \ TI\overline{4F}}$ dge signal TI4FP: After passing by After the edge detector cc3pignal TI4FP3: After passing by CC3After the edge detector TI4FSignal TI4FP4: After passing by After the edge detector TI4Fsignal IC4: Pass CC4S CC4P Captured input signal of the selected channel : the reference waveform output by the output channel (intermediate waveform) OC4REF The main output signal (after oc4 After polarity treatment : Channel Complementary output signar (after After polarity treatment OC4RESignal) OC4N

- 733 -

ITR1 : Internal trigger input signal

: Internal trigger input signalITR2

TRC: Fixed as TI1 ED TRGI: After passingrayger input signal TRGO: After passing by Taitge multiple signal after multiplexer ETR : External trigger input signal (PWMETII Pin signal) ETRP: After passing by Edge detector and After the divider Retrys signal ETRF: After passing by ETF digitally filtered ETRP Brake input signal (PWMFLT) CK PSC: Prescaler clock, Input clock of prescalerPWMA_PSCR CK CNT : PWMA PSCR Output clock of prescaler , $_{\rm PWM} {\rm Timer} \mbox{ clock}$ Timer_{/PWMB} Internal signal description PWM 2 Advanced group Pin signal or T15 PWM5/PWM6/PWM7 Different or later signals) : External clock input signal (ICSFTISF DigRally fisioned) passing by TISFP: AfterC6P TI5 passing by $TISF_{ED}$: $TISF_{F}$ edge so graph al after the edge detector TISFTISEP5: After passing by apture Signal TI5F TISEP6: After passing by put signal of the selected charige after the edge detector after the edge detector 5 E Pass CC55 : The reference waveform output by the output channel (intermediate waveform) OC5REF : the main output signal of the channel (after polarity processing BEFCCSP Signal) OC5 **TI6** : External clock input signal (PWM66 Pin signal) IC6FTI6F:DGRally filtered signalTI6 passing by TIGF ED : TREE dge signal TIGFP: After passing by After the edge detector ccspienal TIGEPS: After passing by After the edge detector TIGFSignal **TIGFP6**: After passing by After the edge detector TIGISignal E Pass CC65 The channel selected to capture the input signal 6 OC6REF : The reference waveform output by the output channel (intermediate waveform) Signal) : The main output signal of the channel (afteAfter polarity treatment OC6 **TI7** : External clock input signal (PWM77 Pin signal) IC7FTI7F[:]Digitally filtered signalTI7 Jingover $_{\text{TI7F ED}}$: $_{\text{TI7F}}$ edge signal TI7FP: After passing by After the edge detector cc7p/ecs TITER: After passing by After the edge detector TITESignal TI7FP8: After passing by After the edge detector TITEsignal : Pass _{CC7S} The channel selected to capture the input signal 7 OC7REF : The reference waveform output by the output channel (intermediate waveform) Signal) oc7 : The main output signal of the channel (afteAfter polarity treatment

- 734 -

TI8 : External clock input signal (PWM88 Pin signal)

IC8FT18F: DigRally filtered signal

passing by $_{\text{TI8F ED}}$: edge signal

TIREP: After passing by After the edge detector ccr/Plete

 TIBEP7: After passing by
 After the edge detector TIBE Signal

TIBFP8: After passing by After the edge detector TIBFSignal

Capture input signal of the selected channel

OCEREF: Output channel 8 Output reference waveform (intermediate waveform)

•C8 : The main output signal of the channel?(afteAfter polarity treatment Signal)

21.1 introduction

PWMA It consists of an automatic loading counter of bits, which is driven by a programmable prescaler. By a 16

PWMA Suitable for many different purposes :

Basic timing

Measure the pulse width of the input signal (input capture) to generate

an output waveform (output comparison),

InteAugisicalestanding to different events (capture,

comparison, Overflew, absige, alsigerer, and clock, reset signal, trigger and enable signal) synchronization

Widely used in a variety of control applications, including those that require inte**Time diapticality one full isodes** excupports complementation of the control. PWMA The clock source can be an internal clock or an external signal, which can be obtained by configuring the Make a choice.

21.2 Main features

PWMA The characteristics include :

¹⁶ Position up, down, up Automatically load the counter under

Allows the repetition counter of the timer register to be

updated after a specified number of counter cycles 16 Bit programmable (can be modified in real time) prescaler, the frequency division coefficient of the your diverse of the second s

Numerical synchronization circuit, used to control the

timer using an external signal and the timer interconnection

^{Up to} Independent channels can be configured as : Input capture

Output

comparison---Output (edge or middle alignment mode)

PWM Six-step

output- single pulse

mode output -

Complementary output support on a channel with programmable dead time - 4

Brake input signal ($_{PWMFLT}$) YesTo put the timer output signal in a

External trigger input pine (set state or a determined state PWMETI)

events that generate interrupts include :

- Update: The counter overflows upward/Overflow downwards, the counter is initialized (through software or internal/External
- trigger) Trigger event (counter start, stop, initialize, or by internal/External trigger count)
- Input capture,
- external interrupt for measuring pulse width

- 735 -

- Output comparison
- brake signal input

21.3 Time base unit

PThe time base unit includes:

bit upward/The downward counter

bit automatically reloads the register

¹⁶ Repeat counter Prescaler

PWMA Time base unit



¹⁶ The bit counter, prescaler, automatic reload register, and repeat counter register can all be read and written by software. automatic The overload register consists of a preload register and a shadow register.

Can be written in two modes to automatically reload the register :

Automatic preload is enabled ($_{PWMA_CR1}$ Register of $_{ARPE}$ Position is)₁. In this mode, write to the auto-reload register The data will be saved in the preload register and in the next update event ($_{UE}$) When transferred to the shadow register. Automatic pre-loading has been disabled ($_{PWMA_CR1}$ Register dosition is)₀. In this mode, write to the auto-reload register The data will be written to the shadow register immediately.

Update the conditions under which the event is generated :

The counter overflows up or down.

The software is set PWMA_EGR Register UG bit.

clock/The trigger controller generates a trigger event.

 When the preload is enabled (, If an update event occurs, preload the value in the register (MMA_ARR) Will be written

 in the shadow register, and the bit
 The value in the register will be written to the prescaler. Set
 Register of PWMA_CR1

 will prohibit the update event)t
 Other bit
 Drive the counter, and conterport
 Only in PWMA_CR1

 storage
 enable bit of the device ($_{CEN}$) It is only valid when it
 It is only valid when it
 It is only valid when it

is set. Note: The actual counter is inhe count does not start until one clock cycle after the bit is enabled.

Bit counter read and write 21.3.1 16

There is no cache for the operation of writing the counter, and it can be written at any time Register, so

In order to avoid writing the wrong value, it is generally recommended not to write a new value when the counter is running.

The operation of reading the Britucatenchashe user must first read the high byte of the timer. After the user reads the high byte, the low byte Is automatically cache, and the cache data will be maintalinedreadiloperation of the bit data is completed.

- 736 -

Selection consultant 13922805190



bit 2 have ARR Register write operation

The value in the preload register will be written to ¹⁶ Bit of PWMA_ARR In the register, this operation is completed by two instructions, each of which ¹ Bytes. You must write the high byte first, and then the low byte.

The shadow register is locked when the high byte is written and remains until the low byte is finished.

21.3.3 Prescaler

 PWMA
 The prescaler is based on a ¹⁶
 Bit register (_PWMA_PSCR) Controlled
 ¹⁶
 Bit counter. Because of this control.

 The memory has a buffer, so it can be changed at runtime. The prescaler can press the clock frequency¹ of the counter between
 Divide by any value. The value of the prescaler is written from the preload register, and the shadow register that holds the currently used

 value is loaded when the low byte is written.
 Since groups and the write separation of the register is completed by preloading the register. PWMA_PSCR

 It will be adopted when the next update event arrives. The read operation of the register is completed by preloading the register. PWMA_PSCR

Counter frequency calculation formula := $f_{CK,PSC}$ / (PSCR[15:0] + 1) $f_{CK,CNT}$

21.3.4 Counting up mode

In count-up mode, the counter starts⁰fr**6punt** to a user-defined comparison value (PWMA_ATH e value of the register), and then re-from Start counting and generate a counter overflow event, at this three if 0 Register of UDIS Bit Yes, it will produce a more New event (UEV).



 Set the event by software or by using the trigger controller
 Register of UG
 Bits can also generate an update

 . Use software to set the register PWMA_CRI UDIS
 Bit, you can disable the update event, so that you can avoid that the update event

 When the register is updated, the shadow re**bistgerierapethtentilithe** update preload bit is cleared. But when an update event should occur ,

 The counter will still be cleared, and the count of the prescaler w(Batstbeeatleacefdhe prescaler remains the same). In addition, if it is set

 PWMA_CRI
 In the register URS
 Bit (select update request)
 UG
 The bit will generate an update, eBeth the hardware is not set

 set
 UIF
 Flag (that is, no interrupt request is Tgisnisrated) oid both update and capture when the counter is cleared in capture mode.

 break.

When an update event occurs, all registers are updated, and the

Set the update flag at the same time ($_{PWMA~SR}$

Register of ^{Bit) :} The auto-loaded shadow register is re-placed

in the value of the pre-loaded register (

The buffer of the prescaler is placed in the value of the pre-loaded register (

The figure below gives some examples toWhen, the action of the counter at different clock frequencies. The prescaler in the clock of the clock of the clock of the clock of the prescaler clock ($_{CK_PSC}$) Half of the frequency. The automatic loading function is2 illustrate when , therefore, the clock of the clock of the counter reaches $_{0x36}$ When the counter overflows, the shadow register is updated immediately, and an update is great.

PWMA ARR).

when $_{ARPE=0}$ ($_{ARR}$

, Counter update when the prescaler is: not pre-loaded)



The prescaler of the figure below is, so an Tone frequency and consistent. Automatic overloading is repabled in the figure (is generated when the counter reaches._{0x36 0x} Will be written when it overflows, and an update event will be generated when ARPE=1(PWMA_ARR at the same time. Preload, The counter update when the prescaler is :



21.3.5 Count down mode

In down mode, the counter is automatically loaded from the value The Kalke of the register) starts to count down to, and then from Automatically loaded values restart counting, and a counter overflow event is generated. if Register of UDIS The position is cleared

In addition, an update event will be generated (UEV).



Set the event by software or by using the trigger controller Bits can also generate an update register PWMA_EGR UEV event. like thisCan avoid more changes when updating the pre-loaded r . Setting the bits of the register can disable <code>PWMA_CR1 UDIS</code> New shadow register. therefore upNo update event will be generated until the bit is cleared. However, the counter will still reopen from the curr Start counting, and the counter of the prescaler starts (again the prescaler cannot be modified) dition, if it is set PWMA_CRI The bit will generate an update verBut not set UIF Logo (therefore Bits in the register (select update request), set URS UG No interruption) This is to avoid simultaneous update and capture interrupts when a capture event occurs and the counter is cleared. When a

update event occurs, all registers are updated, and the hardware sets the update flag bit at the same time according to the bit (PWMA_SR URS Memorypof Bit) :

The auto-loaded shadow register is re-placed PWMA_ARR). in the value of the pre-loaded register (The buffer of the prescaler is placed in the value of the pre-loaded register (

Here are some when ARR=0x36 When, the chart of the counter at different clock frequencies. The figure below describes the counter at different clock frequencies. Next, when the preload is not enabled, the new value will be written in the next cycle.

when $_{ARPE=0}$ ($_{ARR}$ Not pre-loade The prescaler is when the counter is updated :



when_{ARPE=1} (ARR

Pre-loaded), the counter¹ is updated when the prescaler is



21.3.6 Middle alignment mode (up/Count down)

In the central alignment mode, the counter starts from 0 The value of the register generates a counter overflow event, and the Then count down from the value of the register to pwAndra counter underflow event is generated; then recount from the beginning. In this mode, cannot write pwMa_cRlin Direction bit. It is updated by the hardware and indicates the current counting direction



If the timer has a repeat counter, after the specified number of times is repeate**Th** (<u>Walue</u> of) will be produced after the upward and downwerk Birth update event (_{UEV}). Otherwise, every timeOverflow up and down will generate update events. Triggered by software or by using Controller setting <u>PWMA_EGRUG</u> Bits can also generate an update event. At this time, the counter start**Stagabotirding** o The number of registers, the prescaler is also counted again from the beginning. In the **Bits** ingor be start is the start went when updating the pre-loaded register. Therefore, the **Bits** is a repetition counter, sint the repetition register does not have a double buffer, the new repetition value will take effect immediately, so you need to be careful when more In the register, the se**Bit** is to avoid simultaneous update and capture interrupts when a capture event occurs and the counter is cleared.

When an update event occurs, all registers U^{RS} Bit update flag bit ($_{PWMA_{SR}}$ In the register

 $_{\scriptscriptstyle\rm IIIF}$ are updated, the hardware is based on bits) :

The buffer of the prescaler is loaded as the preloaded value (

the current autoloading register is updated to the pretoaded value (

It should be noted that if an update occurs due to a counter overflow, the automatic reload register will be updated before the counter is reloaded, so the next cycle is the expected value (the counter is loaded as a new value)

- 740 -

The following are some examples of the operation of counters at different

clock frequencies: the internal clock division factor is , PWMA_ARR=0x6 , ARPE



Tips for using the central alignment mode :

When the central alignment mode is activated, the counter will follow the original upward/The downward configuration counts. In , the bits in the memory will determine whether the counter counts up or down. In addition, the software cannot be modified at the The value of the bit.

It is not recommended to write the value of the counter while the counter is counting in the central alignment mode, which will lead to unforeseen consequences. Specifically :

When a value larger than the auto-loaded value is written to the counter , but the counter

The counting direction does not change. For example, the counter has overflowed upwards, but the counter still counts

upwards. Wrote to the counter PWMA_ARR - The value, but the update event does not occur.

The safe way to use the counter in the central alignment mode is to use the software (set) before starting the counter. PWMA_EGR

The bit of the counter) generates an update event, and does not modify the value of the counter when the counter is counted, update event, and does not modify the value of the counter when the counter is counted, update event, and does not modify the value of the counter when the counter is counted, update event, and does not modify the value of the counter when the counter is counted, update event, and does not modify the value of the counter when the counter is counted, update event, and does not modify the value of the counter when the counter is counted, update event, and does not modify the value of the counter when the counter is counted, update event, and does not modify the value of the counter when the counter is counted, update event, and does not modify the value of the counter when the counter is counted, update event, and does not modify the value of the counter when the counter is counted, update event, and does not modify the value of the counter when the counter is counted, update event, and does not modify the value of the counter when the counter is counted, update event, and does not modify the value of the counter when the counter is counted, update event, and does not modify the value of the counter when the counter is counted, update event, and the counter is counted.

21.3.7 Repeat counter

The time base unit explains the counter upward Update the event wh**elow covergences at even the state**

It is generated when the value of the counter is reached. This feature produces very useful in repeating signals.

This means that at each en the count overflows or underflows, the data is transferred from the preload register to the state of the sta

Yes _{PWMA_RCR} Repeat the value in the count register.

The repeat counter decrements when any of the following conditions are true :

Count up mode Every time the counter overflows up , count

down mode every time the counter overflows down

Each overflow and each underflow in central alignment mode. PWM The maximum cycle period bis

Although this limits the ability to The industry clycies updated every time. In the central alignment mode, because the waveforms are

PWM If the comparison register is refreshed only once in the cycle, the maximum resolution is 2*t cr.psc*

The repetition counter is loaded automatically, and the Repetition **Trateviside the minitian by** f the register. When the update event is generated Clock through hardware/When the trigger controller is generated, no matter what the value of the repeat PWMA_RCR counter is, an update event occurs immediately, and the contents of the register are overloaded into the repeat counter.

Examples of update rates in different modes, Rand Register settings of



/Clock trigger controller 21.4

clock/The trigger controller allows the user to select the clock source of the counter, input the trigger signal and output the signal ,

21.4.1 **Prescaler clock (** CK_PSC⁾

The prescaler clock of the time base unit) (Cap be provided by the following sources : Internal clock ($_{_{\rm MASTER}})$

External clock mode: external clock input (TIX) External clock mode: external trigger input Internal trigger input (TTRX): Use one PWM of TRGO As another PWM The prescaler clock.

21.4.2 **Internal clock source (**_{MASTER})

If both the clock trigger mode controller and the external trigger input are disabled (Register of SMS=000 /

PWMA_ETRRegister of $_{ECE}$ =), thenCEN DIRand UGThe bit is the actual control bit and can only be modified by the software ($_{UC}$ The bit is still automatically cleared)The data are written as the clock of the prescaleril is provided by the internal clock.

The figure below describes the operation of the control circuit and the up counter

in normal mode without a prescaler. Contrelativickeit factorisal mode, fmaster 1



Shenzhen Guoxin Artificial Intelligence Coontestic distributor phone number

- 742 -

21.4.3 External clock source mode

 When MA_SMCR
 Register of
 SMS=111
 When this mode is selected. Then pass PWMA_SMCR

Register of TS

choosing The signal source. The counter can count on each rising or falling edge of the selected input. The following examples the selected clock



For example, to configure the up countercount the rising edge of the input, use the following steps : T12

- 1. Configuration_CCMR2 The rising edge of the input of the register CC2S=01, Use channel detection TI2
- ² configuration_CCMR2 The bits of the register, select the input filter bandwidth IC2F[3:0]
- ^{3.} configuration-^{CCER1} Register of _{CC2P=0}, Select the polarity of the rising edge
 - configuration Register of the^{SMS=111}, Configure the counter to use an external clock mode
 - configuration settings register of the $_{TS=110}$, selected $_{TI2}$ As input source
 - when the rising register of $t_{he_{i=1}}$, Start the counter

edge appears in ^{T12}, The counter counts once, and the identification bit is triggenedite register, of a position) is set, such as If the interrupt is enable of the configured in the register), an interrupt request will be generated.

The delay between the rising edge of the counter and the actual Relevand from a station to independent the true

Control circuit in external clock mode



21.4.4 External clock source mode

 The counter can trigger the input extern Eldychartising or falling edge of the signal is counted with Register of ECE

 Bit write, you can select this mode. (PWMA_SMCR Register of SMS=111 and PWMA_SMCR the register of TS=111 when ,

 You can also choose this mode)

Overall block diagram of external trigger input :

^{Car} gauge_{MCU}Design company

Technical support₁₉₈₆₄₅₈₅₉₈₅

Selection consultant₁₃₉₂₂₈₀₅₁₉₀



For example, to configure the counter in ETR Count up once on each rising edge, you need to use the following steps: each of the sign

- 1. In this example, no filter is required, here of the station ETF[3:0]=0000
- ^{2.} is set to the prescaler, and the configuration of the prescaler. PWMA_ETR
- ^{3.} Selected rising edge detection, config^{Wy}atio^{TR} _{ETR}Register of _{ETP=0}
- ^{4.} Turn on the external clock mode, configure In the register ECE=1
- ^{5.} the start counter, and write $PWMA_CK$ ising edge of $PWMA_ETR CEN=1$ ₂The counter is in etaleregister is counted once.

External clock mode 2



21.4.5 Trigger synchronization

The counter uses three modes to PWMA

synchronize with the external trigger

signal: standard trigger mode , reset trigger mode

, gated trigger mode

Standard trigger mode

) Depends on the event on the selected input. Enable the counter ($_{
m CEN}$

In the following example, the counter starts counting up on the rising edge of the input : TI2

- 1. Configuration_ccert The register of_{CC2P}=, choose The rising edge of the trigger condition. T12
- ^{2.} configuration_SMCR the register is used as , Select the counter as the trigger mode. configuration PWMRegister of

 $_{\rm TS=110}$, Choose $_{\rm TI2}$ the input source.

when When a rising edge appears, the counter starts to count under the drive of the internal cock and is is international to the starts to count under the drive of the internal cock and is is a start of the start

The delay between the counter starting and counting depends on the resynchronization circuit at the input. TI2

Standard trigger mode control circuit



Reset trigger mode

TIF

When a trigger input event occurs, the counter and its prescaler can be reinitialized. At the same time, if PWMA_CRI

 $\label{eq:register} \textbf{Register of} \ , \ \underline{\textbf{UEV}} \textbf{Their ladel bine is tevel of a declare gistlete (ventwisk also generated)} \\$

_{PWMA_CCRx}) will be updated.

In the following example, The rising edge of the input causes the upward counter to be cleared to zero :

1. ^{TI1}	PWMA_CCER1	Register of	To choose cerPolarity (only detected miline rising edge).	
	Configure the configura			
2.	PWMA_SMCR	the register 허 f ^{S=100}	, Select the timer as the reset trigger mode. configuration	storage
	$_{\rm TS=101}$, choose $_{\rm TI1}$ of the configurator	As an input sourc	ce.	
3.	PWMA_CR1 R	egister of $_{ ext{CEN=1}}$, Start the set of $_{ ext{CEN=1}}$ is the set of	e counter.	

The counter starts to count against the internal clock, and the \hat{h}^{T} counters is edge appears. At this time, the counter is cleared and then normally until the count restarts. At the same time, the trigger flag ($_{PWMA_SR1}^{TIF}$ **Reg**) is the start of the same time, the trigger flag ($_{PWMA_SR1}^{TIF}$ **Reg**) is the start of the s

The bit of the register), then an interrupt request is generated.

The action of the time Between the rising edge and the actual reset of the course

The figure below shows when the register is automatically reloaded PWMA_ARR=0x36

The detast decension circuits intrigger zander circuit at the input. m



Gated trigger mode

3

The counter is enabled by the level of the selected input signal.

In the following example, the counter is oClyunt up when it is low :

1. Configure in the Register of To determine Rolarity (only detected m.On the low level)

2. PWMA_SMCR the register @fS=101 , Select the timer as the gated trigger mode, configure storage configuration TS=101, choose TII As an input source.

configurator As an input source.

 \tilde{P}_{PWMA_CR1} Register of CEN=1, Start the counter (in gated mode, if CEN=0, The counter cannot be started

Move, regardless of the trigger

input level) aslow, glas counter starts to count based on the internal cldcit, geischigher, the count stops. When the counter starts or stops

- TIF The flag bits will be set._{TI1} The delay between the rising edge and the actual stop^{TI} of t**Responsiteondeptiods**: bould at the input terminal.
 - Control circuit in gated trigger mode

Selection consultant 13922805190



External clockMode joint trigger mode

pass

External clock mode and be used with the trigger mode of another input signal. For example signal is used as the output of an external of another input, another input signal can be used as a trigger input (supporting standard trigger mode, reset . . Be careful not to pass trigger mode and gated trigger mode), the bits of the register are configured as PWMA_SMCR TS ETR TRGIP

A rising edge appears on the counter, that is, Eratherfollogvendge pointnets recounted up once :

PWMA_ETR ETR The register is configured with an external trigger inputisities in configure monitoring

ETR The rising edge of the ECE=1 Enable external clock mode.₂

Configuration and the trigger. To choose The rising edge of the trigger. To choose The rising edge of the trigger.

configuration MA_SMCR Register of SMS=110 To select the timer as the trigger mode. Configuration Register of

TS=101 As an input source. To choose TII

when¹ TI1 When an rising edge appears on The flag is set and the counter starts at The rising edge count of the risin The delay between the actual clock of the counter **Resslythch consists** in the input **i** the **rising**. Edge of the signal and the actual clock of the The delay between them depends on the resynchronization circuit at the input. ETRP

External clock modeControl circuit in trigger mode



21.4.6 with PWMB sync

In the chip, the timer is internally connected to each other for synchronization or linking of the timer.

When a timer is configured as the main mode, a trigger signal can be output ($_{\mbox{\tiny TRGO}}$

) To those timer configured as slave mode to complete the reset operation, start operation, stop operation, or as the drive clock of those timer.

		Use	of pwm	_B as TRGO _{PWMA}	The		
F	or examp	le, the us	er can ^P	configurê	prescaler Tcheqk r	escaler clock needs to be configured as follow	ws:
۱.	Configu	Pation A	s the m	ain mode, so	that in each upd	ate eve))Qutputs a periodic trigger signal.	PWMB_CR2
	register , so that when each update event The configuration can output a rising edge.						e.
2.	PWMB	Output of	TRGO	Signal link	to PWMA° PWMA	It needs to be configured to trigger the	he slaves input
	Trigger	signal. Th	ne abov	e operations o	can be configure	ed by mode, using the register implementation	DN. TS=010

 3.
 configuration
 Register of PWMA_SMCR
 Turn the clock/The trigger controller is set to an external clock mode.

 PWMB
 Output periodic trigger signal
 This operation will make the rising edge drive the clock. PWMA

Finally, set PWMB 4. of CEN Bit (PWMB_CR1

```
In register), Enable two PWM°
```

Example of master trigger slave mode



Enablewase PWMB

In this example, Twe use the main mode of frequency division, The clock () is OCIREF = f/4). MARKENT OCIREF = f/4). MARKENT

^{1.} Configured and the output signal will be compared (<u>output</u> as a trigger signal.(Configuration register PWMB_CR2 MMS=100).

2. Configuration The handless The waveform of the signal (Register) •

3. Configuration PWMB The output is used as its own trigger input signal (configuration Register of TS=010).

^{4.} Configuration For the gated trigger mode (configuration strengther stren

- ^{5.} setting^{CEN} bit (_{PWMA_CR1} Register), enable of _{PWMA}.
 - position bit (_{PWMB_CR1} Register), enable PWMB^o PWMA_SMCR

Note: Two The clock is not synchronized, but only affects enable signal.

PWMB Output gating trigger PWMA

6.



In the picture above Neither the counter nor the prescaler are initialized before startup, so they are all counted from the existing value. If PWMA the two timer are reset before, the user can write the desired value to the counter to start from the specified value. PWMA At startup PWMB The reset operation can be written⁹ by software Register of ^{UG} Bit implementation. Start counting. correct PWMA

	In the followin	g example, ^v	we make PWMBand PWMA s	Synchronization. _{PWMB} Master mode and ⁰ s	lave	Count for startup. _{PV}
Trig	ger slave mode	and count	from startup. 100 OxE7 The sa	ame frequency division coefficient is	R used. WhRergister ed CF	EN
Bit tin	ne , _{PWMB} Banned	, at the sam	e time PWMA Stop counting.			
1.	Configured	In the main	n mode, the output signal ($_{ m OCSREI}$) Output as a trigger signaff. ^{onfigur}	ation _{WMB_CR2} registe)r
	PWMB MMS=100).				
2.	Configuration	The hangle BF	The waveform of the signal	(Register) °		
3.	configuration	PWMB	The output is used as its owr	n trigger input signal (<u>config</u> uration	Register of TS=010).	
4.	configuration	For the ga	ted trigger mode (configuration	Register of ^{SMS=101}).		

- 747 -

5.	Pass	UG	Bit (_{PWMB_EGR}	Register) Write, reset PWMB	
6.		UG	Bit ($_{PWMA_EGR}$	register) Write, reset PWMA°	
7.	, pass,	pass,	pass 0xE7	In the counter ($_{PWMMA_CNTRL}$), initialize the	PWMA∘
8.	Pass,	pass,	pa §is(₂ pass gr	$_1$ register) Write, enable $_{PWMA}$.	
9.		CEN	Bit (_{PWMB_CR}	Register) Write, start $_{PWMB}$.	
10.	pass, p	bass, p	Bit (PWMB_CR	Register) Write, stop _{PWMB} .	



Start townse PWMB

In this example, we use start the update event , follow the

in update event when the update event occurstsvown/drive clock starts counting from its existing value (which can be PWMA

SMS=110).

Value) . PWMA Automatically enabled after receiving theat rigigensistents counting until the user sends it to the register).0 PWMA_CRI $_{\!\!_4}\!\mathsf{All}$ use divider As the drive clock ($_{= f_{MASTER}/4}$). of

⁰Bit write. Two PWM

UEV)(ConfigurationWMB_CR2 1. configuration PWM in the main mode, the output Register of MMS=010).

configuration update signal (the period (Register). 2

3. configuration use PWMB The output of the trigger signal as the input (configuration Register of TS=010).

4 Configuration the trigger mode (configuration Register

Register) Start of PWMB. settings bit (PWMB CR1

5

PWMB The update event (MB-UEV) Trigger PWMA



As in the previous example, the user can also initialize the counters before starting them.

Trigger two synchronously with an external signal PWM

In this example, the use TIT The rising edge is enabled at the same time enable . In order to keep the timer aligned , needs to be configured as the main Slave mode, for private to be in slave mode.

configuration PWMB 1. Main mode , Take the output enable signal as Trigger (configuration Register of MMABOCIR2

Configuration The signal is used as the input trigger signar(configured aregistareofrode), the m 2. 3. configuration Trigger mode (configuration 4. configuration -based/Slave mode (configured 5 configuration Register of TS=010). to pwmb PWM/ 6 configuration The trigger mode (configuration register of PWMB_SMCR SMS=110). Register of PWMB_SMCR MSM=1). The output is the input trigger sig when the rising edge appears, the two timer start counting TIF All positions are set up. synchronously, and note: in this example, both timer are initialized before , So they all count from the beginning, bits) UG starting (set but the user can also modify the counter register (PWM) Texinsert an offset, in this case, in the PWMB CK_PSC A delay will be inserted between the signals. PWMB CNT_EN Signal



,Capture

comparison channel

Can be used as input capture PPWM1N,

Can output comparison, this function can be configured to capture and compare the channel mode register

21.5_{WMA_CCMRi}) of

PWM3P[、] PWM4P PWM2P[,] PWM4P²FWM4N / The channel selection bit is implemented, 'the repeasentativeftutrennels.

Every capture/Comparison channels are all around a capture/Comparison register (including shadow register) is constructed, including

the captured input part (digital filtering, multiplexing, and prescaler) and the output part (comparator and output control)

capture/Compare the main circuit of the channel (other channels are similar to this)



- 749 -

capture/The comparison module consists of a preload register and a shadow register. The read-write process only operates the pre-loaded registers. In capture mode, the capture takes place on the shadow register and then copied to the preload register. In comparison mode, the contents of the preloaded register are copied to the shadow register, and then the contents of the shadow register are compared with the course when the channel is configured as an output mode, it can¹be¹accessed register.

at any time. When the channel is configured as an input mode, he ceade accuration of a counter. When the contents of the counter are captured to in the eshadow register, it is then copied to the preload register. The read operation is in proc The pre-loaded register is frozen.



The picture above deficitives The read operation process of the register, the data being cached will remain unchanged until the end of the After the reading process is over, if you only read Register, returns the low bit of the counter value. If you read the low-bit data to After reading the high-bit data, the same low-bit data will no longer be returned.

21.5.1 bit 16 WMA CCRi Register writing process

¹⁶ ^{bit} ^{PWMA_CCRi} The write operation of the register is completed by preloading the register. Two instructions must be used to com Each instruction corresponds to one byte. It is necessary to write the high-bit byte first. When writing the high-bit byte, the update of the shadow register is prohibited until the low-bit byte is written.

21.5.2 Input module



Block diagram of the input module

As shown in the figure, the input partipairspttesignation and a filtered signal is generated and a filtered signal is generated and a band with polarity is selected. The selected edge monitor generates a signal (), it can be triggered as an input to the

The signal enters the capture register after pastiggetine prescale troller or as a capture control. ICXPS).

- 750 -

Car gauge Design company

Technical support,

Selection consultant₁₃₉₂₂₈₀₅₁₉₀



21.5.3 Input capture mode

After the corresponding edge on the signal, the current value of the counter is latched to the capture When a capture event occurs, the magnitude (PWMA_SR Register) is set. if PWMA_IER CCIIF 1 PWMA_CCRX) in. (If the bit is set, that is, an interrupt is enabled, an interrupt request will be generated. If the flag is already when the captur Register of CCIE Or read stored in PWMA_CCRiL Once it is high, the captured datadinetherrepeated Register) is set.¹write CCiIF=0 Can be clearedCiOF capture flag register can be cleared CCiIF° write CCiOF=0

Capture when the input signal rises on the edge PWM

The following example shows bay the the value of the counter on the rising/edge of the input/the register, the steps are as follows: , At

- In the register CC1S=01 this time the channel is configured as input, and 1. Select a valid input terminal and set CMR1 The register becomes read-only. PWMA CCR1
- According to the input signal ractaristics of gured by MRI 2. In the register IC1F Bits to set the corresponding input filter The filtering time of the device. Assuming that the input signal dithers within the time of the most clock cycles, we must configure the be longer than the clock cycle; therefore, we can continuously sample times to confirm the real edge transformation in the last time, the

Write in the register PWMA_CCMRI, At this time, only continuous sanitherse toecuration Signal, signal only

Is valid (sampling frequency is MASTER) f.

^{choose} Π The effective conversion edge of the channel, in Write in the register_{P=0} (Rising edge). 3

⁴ Configure the input prescaler. In this example, we want the capture to occur at every valid level

conversion moment, so the prescaler is disabled (write register PWMA_CCMR1 IC1PS=00). Setting the

register allows the value of the counter to be captured in the capture register. $_{PWMA_CCER1\ CCIE=1}$

⁶ If necessary, allow related interrupt requests by setting the bits in the register. PWMA_IER COLLE

When an input capture occurs :

When a valid level conversion is generated, the value of theveourner is transmigistero

The flag is set. When at least one consecutive capture occurs, and When it has not been cleared liso set CC1IF

. If set up

CC1IE Bit, an interrupt will be generated.

In order to handle the capture overflow event at is, recommended to read the data before reading out the duplicate capture flag, this is to Repeated capture information that may occur after the capture overflow flag is read out and before the data is read.

Note: Settings PWMA_EGR Register phasecorrespondibits, input capture interrupts can be generated by the software.

Input signal measurement PWM

This mode is a special case of the input capture mode, except for the following differences, the operation is the same as the input capture

Two of the signal is mapped to the same

ICi The polarity of the effective edge of the signal is opposite. two

One of them TIFP The signal is used as the trigger input signal, and the trigger mode controller is configured to reset the trigger

CC10F





Output module 21.5.4

The output module will generate an intermediate waveform for reference, which is called the final processing of the module.

PWML CCR PWML CCR

Output module block diagram

The braking function and polarity are processed in 0

- 752 -

Technical support₁₉₈₆₄₅₈₅₉₈₅



Detailed block diagram of the output module with complementary outputs for the channel (similar to other channels)



21.5.5 Forced output mode

In the output mode, the output comparison signal can be directly forced to a high or low state by the software, without relying on the comparison result between the output comparison register and the counter.

set PWMA_CCMRWhether the output of OCIM=101, Can be forced OCIRE he signal is

PWMA_CCMR the register of the register into a constant of the register of the

OCI/OCIN is high or low depends on CCIP/CCINP low. Polarity flag.

In this mode, the PWMA_CCRi The comparison between the shadow register and the counter is still in progress, and the corresponding interrupt will still be generated.

21.5.6 Output comparison mode

This mode is used to control an output waveform or indicate that a given period of time has been reached.

When the counter matches the contents of the capture comparison register, there are the following operations :

According to different output comparison modeGutpetcsignaponding

- Remains OCiM=000)
- unchanged (set to validatevel (
- set to invalid level ($^{OCiM=010}$

- 753 -

- Flip (OCiM=011)

Set the flag bit in the interrupt status register ($_{PWMA~SR1}$ In the register CCiIF Bit).

If the corresponding interrupt enable bit is set (PWMA IER In the register , An interrupt is generated. Bit)

PWMA_CCMRi Register of OCiM Bits are used to select the output comparison mode, and Bit register CCiP

To select valid and invalid level polarity, WMA_CCMRi Register of OCIPE Bits are used to set on whether the register

You need to use the pre-loaded register. In output comparison mode, update events and OCi is output or not. Time essence

Degree is a counting cycle of the counter. The output comparison mode can also be used to output a single pulse.

Configuration steps for output comparison mode:

- 1. selectCounter clock (internal, external, or prescaler).
- 2. Write the corresponding data to and PWMA_ARR PWMA_CCRi In the register.
- ^{3.} If you want to generate an interrupt request, set the bit. CCIIE
- ^{4.} To select the output mode :

1.	Set		CCRI OCIME HIP AHER matching	Pin output
2.	up	OCiPE = 0	counter and , disable the preload register	
3.	Set မျာ		, Select the high level as the effective level	
= 0	Set up			
4 _C	CiE = 1			

Enable output settings Register of CEN Bit to start the counter

 PWMA_CCRi
 The register can be updated at any time through software to control the output waveform, provided that the pre-loaded

 Device (PWHA_OCRI
 The shadow register can only be updated when the next update event occurs.

Output comparison mode, flip oci



pattern 21.5.7 PWM

Pulse width n	nodulation (_{PWM}) The pattern can produce a ^{PWMA_AR}	R '	The register determines the frequency by storage
The signal of the o	device to determine the duty cycle.		
Set each	In the register բwma_ccmBit write oଥର୍M բwm	1	₂ Mode), able to be independent
on the ground OCi	The output channel generate Must be set pwm.	A_CCMRi	₁₁₁ (_{PWM 1} Mode) or
Load register, you	can also set the type Register of ARPE Bit	ts enable a	utomand istrating o Binemaal kasadasckaag issipo (idi kaspup-inasta kada
or in the central sy	ymmetrical mode)		
Since the pre	loaded register can only be transferred to the sh	adow regi	ster when an update event occurs
, all registers mus	t be initialized by setting biliRegiesfoored fhe counter	starts cou	nting. pwma_egr ug
The pola	arity can be determin ed th et hegestfuware aincom	CCiP	Bit setting, which can be set to active high
The level is valid.			or low in the register CGEN MOEN OF

and OSSI A combination of bits to control.

Mode (mode or mode) under , $_{PWMA_CNT2}$ In harmony $_{PWM}$	Always comparing,	(According to the counter
The counting direction) to determine whether it meets pwma ccri≤ pwma cc ^{pµq} Ma_c	CNT≤ PWMA_CCRi° PWMA_CCRi	

According womA	CR1
-	

Domestic distributors call to the pure technology exchange forum Shenzhen Guoxin Artificial Intelligence Co., Ltd. : 0513-5501 2928/2929/2966

The state of the bit field, the timer can generate an edge-aßigmed orgisteralhycaligned PWM

signal PWM

Edge alignment mode_{PWM}

Count up configuration

When the following Position at the time $_0$, Perform an upward count.

is the one

In the register PWMA_CR1 when , $_{PWM}$ Reference signal For high, otherwise it is low. if IR PWM 1 Examples of patterns, when value in is greater than the automatic reload value (PWMA keep it high.

Keep it low. If the comparison⁰ value is then

Edge alignment , $_{\rm PWM_1}$ The waveform of the mode ($_{\rm ARR=8\,^{\rm J}}$

Co	unter register	<u>)</u> χ	1 2	3	(4)	5 6) 7	8	0	
CCRx=4	OC/REF CC/IF		7.407.4				12967		di di	2
CCRx=8	OC/REF CC/IF							_	<u>,</u>	
CCRx>8	ослеf Сслf									
CCRx=0	ОС/REF СС/IF						1			_
		45						1	197	

Configuration that counts down

WhenPWMA_CR1	Register of DIR The bit is1	When, perform a downward count.
in PWM	When, when mode	Time reference signal PWMALSHOW, Otherwise it is high. if OCIREF
PWMA_CCRi	The comparison value in is grea	iter t he automatic reload value in, then محنالا وep it high. Cannot be produced in this mode
⁰ The raw duty cy	ycle is% waveform.	

PWM Central alignment mode

The bit is not '0 When it is in the central alignment mode (all other to affiguration stare right \textbf{when}_{PWMA_CR1} In the register CMS All numbers have the same effect).

Depending CMS Bit setting, the comparison flag can be set when the counter counts up, down, or up and down.

on the PWMA_CR1 The count direction bit in the register Update by hardware, do not modify it 1°

with software. Examples of waveforms : Some centrally aligned PWM

ones are given below PWMA_ARR=8

pattern 1 PWM

The flag is set in the following three cases :

- Only when the counter counts down ($_{CMS=01}$)
- Only when the counter counts up ($_{\rm CMS=10}$)
- When the counter counts up and down M_{n-11}

the center-aligned waveform ($_{PWMARR=8}$)



Single pulse mode

Single pulse mode ($_{OPM}$) is a special case of the many aforementioned patterns. This mode allows the counter to respond to an excitation After a sequence-controlled delay, a pulse with a controllable pulse width is generated.

You can turn on the clock to trigger the controller to start the counter, in the outputted ompa**kiscaveficide** is generated in the mode. Set up PWMA_CR1 Register of OPM The bit will select the monopulse mode, at which time the counter will automatively and the next even Only when the comparison value is different from the initial value of the counter can a pulse be generated. Before starting (when the timer is waiting to be triggered), it must be configured as follows :

 Counting up mode: Counter
 ≤ CNTARR '

 counting down mode: Counter
 < CCRi CNT > CCRi°

 single pulse mode legend



- 756 -

For example, from Delay after a rising edge is detected on the input pin OC1 Generate one on Positive pulse width : (Assumed as a trigger IC2 1 The trigger source of the channel) Map to IC2 TI2. Ability to Set PWMA_CCMR2 Register of CC2S=01, put detect rising edges. the register of =0, make IC2 PWMA_CCER1 set Register of $^{\rm TS=110}$, make $_{\rm IC2}$ PWMA SMCR As a clock/The trigger source of the trigger controller (TRGI). PWMA SMCR the register of MS=110 (Trigger mode) , $_{IC2}$ Is used to start the counter. $_{\mbox{\scriptsize OPM}}$ The waveform is written by The value of the input comparison register is determined (the clock frequency and counter prescaler must be considered) The value in the register is defined. t_{DELAY} $_{\rm PWMA_ARR\ \ PWMA_CCR1}$). The waveform, when the t_{PULSE} PWMA_CCR1 Defined by Assuming that wall fraction party can the autoload of the approximation generated, and the waveform of the slave must fir grain and the setting register provide and the se OC1PE=1, Set In the register $_{ARPE}$, Enable automatic installation PWMA CR1 Load the register, and then in PWMA CCR1 Fill in the comparison value in the register, in by filling in the pre-installed register Load value, set UG Bit to generate an update event, and then wait in An external trigger event on. TI2 In this example , $_{PWMA_CR1}$ In the register $_{DIR}$ and CMS The position should be set low. Because only one pulse is required, set PWMA_CR1 In the register OPM=1 , In the next update event (when the counter is from Stop counting when the auto-loaded value is flipped to). Fast enable (special case) ocx In single pulse mode, yes The edge detection of the input () in will be set and the counter, and then the difference between the counter a

Comparison operation produces The output of a single pulse. However, these operations require a certain clock cycle, so it limits the minimum delay available.

If you want to output the waveform PWMA_CCMRi In the register OCIFE Bit, at this time for the channel with mDinacting despondencements with mDinacting despondencements of the comparison, and the output waveform is the wave

Complementary output and dead zone insertion

PWMA Can output two complementary signals, and can manage the instantaneous shutdown and on of the output, this period of time is the user should adjust the dead time according to the connected output devices and their characteristics (delay of level conversion, delay of

Configuration Por complementary CAnd in the Bit, you can independently select the polarity for each output (main output com output OCI OF Points controlled by a combination of the following control bits: register's PWMA_CCERI CCIE and CCINE Complementary signal bits register MOE OISIN OSSI and OSSR bit. In particular, in the transfer

Downvto)_tead zone control is activated. When in state (MOE

Set at the same time CCINE and CCIE The bit will be inserted into the dead zone, if there is a brake circultitit **Every** also belset There is one 8 Bit of dead zone generator.

OCi and OCIN For high effectiveness :

if

oci The output signal is the spice same, except that its rising edge street at the rising edge.

OCIN The output signal is the some has commany, it's just that its rising edge is relative is a delay on the falling edge. OCIREF

If the delay is greater than the currently valid output width (OCi), no corresponding pulse will be generated.

The following pictures show the output signal of the dead zone generator and the cliverelationship is a suming

MOE=1, CCiE=1 CCiNP=0, and CCiNE=1)

Complementary output with dead zone insertion

- 757 -



The dead-zone waveform delay is greater than the negative pulse



The dead-zone waveform delay is greater than the positive pulse



The dead zone delay of each channel is the same, which is determinethey egister DTG Bit programming configuration.

To redirect ochies

In output mode(Forced output, output comparis Autput) Through configurationer Register of CCIE and CCINE bit , OCIREF Can be redirected to CCI or OCIN The output.

This function can be used when the complementary output is at an invalid PWM Or quiet level., Semataespectrial instances for the same time (at this level) investiges and the same time in the same time (at this level) investiges and the same time in the same time (at the same time) is a state of the same time in the same time (at the same time) is a state of the same time is a state of the same tis a state of the same time is a state of the same t

enabled), it will not reverse phase, but will be effective immediately when it becomes high. For example , OCIN (CCIE=0, CCINE=1 OCIRE If it is OCIN=OCIRE® On the other hand, when CCINPER this When all are enabled (CCIN when OCIRE this OCIRE) high OCI effective; on the contrary, when it is low OCIN OCIREF Become effective.

Six steps for motor control^{WM} output

When complementary outputs are required on one channely the preload BNS have Happening COM In the event of a commutation event of the preload bits are transferred to the shadow register bits. This way you can pre-set the configuration for the next step and modify and change the configuration of all cha**GaelsastHos** are time at the same time. The bits of the register are generated by the software, or on COM PWMA_EGR COMG TRGI The rising edge is generated by the hardware.

The figure below shows whan the otion soft the event, under three different configurations

Produce six steps PWM, use COM An example Of



21.5.8 Use the brake function (PWMFLT)

The brake function is commonly used in motor control. When using the brake function and ossr Bit), the output enable signal and the invalid level will be modified.

After the system is reset, the brake circuit is disabled ition is low. Set up In the register PWMA_BHROSITION can enable the brake BKE function. The polarity of the brake input signal can be configured by configurible the destination of the same function.

MOE The falling edge can be asynchronous with respect to the clock module, so in the actual signal (acting on the output terminal) and PWMA_BKR A resynchronization circuit is set up between the registers). This resynchronization circuit will produce between the asynchronization circuit will produce between the asynchronization circuit is delayed. In particular, if you write when the signal is then before reading it outYou must insert a delay (empty instruction) before you can recorrect value. This is because the asynchronous signal is written and the synchronous signal is read.

When braking occurs (the selected , There are the following actions :

level appears Tehensider also drawed as ynchronously, and the output is placed in an invalid state, an idle Bit selection

state, or a reset state (the oscillator with a characteristic is still valid when it is turned off. MCU

once , The output of each output channeliss composided ister of OISi The level set by the bit. OSSI=0 /

The timer no longer controls the output enable signal, otherwise the

output enable signal is always high. When using complementary outputs :

The output is first placed in a reset state, that is, an invalid state (depending on the polarity). This is an asynchronous operation, even if have a clock- time, this function is valid. If the timer's clock still exists,

the dead zone generator will take effect again. After the dead zone, according to the sum bit index, the dead zone generator will take effect

1

The level shown drives the output port. Even in this case , OCI And cannot be driven to an effective level at the same time. OCIN

Note: Because of resynchronization, the dead time is longer than usual (approximately clock cycles).

If the bit of the register is set, when the brake status flag ($_{PWMA SR1}$ Bits in the register) $_{PWMA_IER BIE BIF}$

For the time, An interrupt is generated.

If a bit in the register is set, the bit is automatically set in the next update event. PWMA BKR AGE UEV MOE

For example, this can be used for waveform control, otherwise,

MOE Always keep it low until it is set again. This feature can be used in

safety. You can connect the brake input to a power-driven alarm output, a thermal sensor, or other safety devices. Note:

At the same time, the stat the same time is valid at the level. Therefore, when the brake input is valid, it cannot be set at the same time (automatically or through s The brakes arginade of Input generation, its effective polarity is programmable; argin it is generation of BKE Bits are turned on or off.

In addition to brake input and output management, write protection is also implemented in the brake circuit to ensure the safety of the application

allows users to freeze several configurations. Shenzhen Guoxin Artificial Intelligence Co., Ltd. went to the pure technology Exchange Forum : 0513-5501 2928/2929/2966 :www.STCAIMCU.com

Set parameters (Relarity and state when prohibited , _{OC}Configuration, brake enable and setsing) pass PWMA_BKR storage Device of LOCK Bit, choose one of the three levels of protection Min After reset LOCK The bit field can only be modified once.

Output of brake response (channel without complementary output)



With complementary transmissionThe output of Completenetary reset (ALL)



21.5.9 Clear when an external event occurscires ignal

For a given channel, at ETF Input terminal (set The corresponding signal in the register will remain low until the next update event occurs UEV° This function only Can be used to output comparison **Mode**, and cannot be used for mandatory mode.

The signal can be connected to the output of a comparator for controlling theust brendo Alighias times follows :

1. ETR For example , OCiREF

3

- 2. The externally triggered prescaler must be turned off: _{PWMA_ETR} In the register ETPS[1:0]=00⁻
 - External clock mode must be disabled $: PWMA_{ETR2}$ In the register $_{ECE=0}$

External trigger polarity (Wheand external triggers filligh (where con the point in the constant of the signal below. ETRF

In this example, the timer is placed in mode. PWMA PWM

ETR Clear PWMA of OCIREF

- 760 -

TI1

and TI2

- 761 -



21.5.10 Encoder interface mode

and TI1

CEN=1

Encoder interface mode is generally used for motor control.

The method of selecting the encoder interface mode is :

If the counter is only there The edge count, then Set MASSMCR In the register SMS=001 ;

, if only there TI1 Edge count, then set SMS=010;

If the counter is passing TII Edge count, then set MS=011°

 the setting at the same time
 and TI2
 Bit, you can choose
 and TI2
 Polarity; if necessary, also

 The input filter can be programmed.
 In the registerof and CCIP CC2P
 In the registerof and CCIP CC2P
 In the registerof and CCIP CC2P

Two inputs Is used as an interface for incremental encoders. Assume that the counter has been the tregister Ma CRI

The signal after passing through the interview in the signal. According to the transition sequence of the two input signals, the counter counts up or down, and the hardware sets the bits accordingly the part of whether the counter depends on counting or relying on provident to the transition sequence of the two input signals.

Rely on counting or rely on and counting at the same time, at either input terminal (TII Or) The transition will recalculate the bits. T12 TII T12 T12 DIR

The encoder interface mode is basically equivalent to using an external clock with direction selection. This means that the counter is on To count). PWMA_ARR Continuous counting between the auto-loaded values of the register (depe 6 dimgt, cor the direction, or to₀ So you must configure it before you start counting . In this mode, the trap, comparator, prescaler, and repeat counter. The trigger output characteristics, etc. are still working as usual. The encoder mode and the external clock mode are not compatible, so they

In the encoder interface mode, the counter is automatically modified in accordance with the speed and direction of the incremental enco of the counter always indicates the position of the encoder, and the counting direction corresponds to the direction of rotation of the connect

The following table lists all possible combinatioମିର (ବିରs **Dopingt tclearedationtsleip** ame time).

between the counting direction and the encoder signal

	Corresponding to the level	TI1FP1 signal	TI2FP2 signal	
Effective edge	(TIIFPI of the relative signal 究????????????????????????????????????	rise Down , c	lown, count, Drop do	es not
Only in the count	High	up, count, not count , u	p, count,	e not count
	low	down, count, not count		
Only in TT2 count	high	Do not Do not co	unt, count up, count dov	wn
	low	count do noț dount t c	ount, count down, count	up
in TI1 and TI2 Count up	high	Count down, count up	, count down, count dow	/n, count
	low	up, count down, count	down, count down, cour	nt up

An external incremental encoder can be diffectly comeoteneted in does not require external interface logic. However, generally use a composition differential output of the device is converted into a digital signal, which greatly increases the anti-noise interference ability. The third signal output by the encoder represents the mechanical zero point, which can be connected to an external interrupt input and trigger a counter

The following is an example of a counter operation, showing the generation and direction control of the counting signal. It also shows how input jitter is suppressed when two edges are selected; jitter may occur when the position of the sensor is close to a conversion point. In this example, we assume that the configuration is as follows :

PWMA_CCMR1CC	Map to register , _{IC1FP1}
_{CC2S=01} (register , _{IC2FP2} TI2 ⁾
CC1P=0 (register , _{IC1} Not inverted,
сс2Р=0 (register , $_{\rm IC2}$ Not inverted, mapped to $_{\rm IC1=TI1}$) $_{\rm IC2=TI2}$)
_{SMS=011} (Register, all inputs are valid on the rising and falling edges
CEN=1 (PWMA_CCMR2 PWMA_CCER	WMA Register, counter enabled)

Example of counter operation in encoder mode



The picture below As leaves place f the operation of the counter when Only exclamiting is nativen sear (the same as in the example above)

ICI Examples of inverted encoder interface modes



When the timer is configured in encoder interface mode, it provides information about the current position of the sensor. Using another the configured in capture mode to measure the interval between the two encoder events, dynamic information (speed, acceleration, deceleration). The encoder output indicating the mechanical zero point can be used for this purpose. According to the interval between the two events, the at a certain time interval. If possible, you can latch the value of the counter to the third input capture register (the capture signal must be period generated by another timer).

.Technical support₁₉₈₆₄₅₈

21.6 interrupt

PWMA/PWMB

Each has8 Source of interrupt request :

Brake interrupt

trigger interrupt

Event interruption

сом Input capture output

companison fanterreျာutput comparison interrupt

input capture/Output comparison interrupt

4

input capture/Output comparison interrupt

Update event interruption (such as counter overflow, underflow and initialization)

In order to use the interrupt feature, for each interrupt channel beinger/PWMB_IER used, set the energy bit: that is, the bitinBy setting BIE · COMIE · UIE PWMA_EGR/PWMB_EGR You can also use software to generate each of the above interrupt sources. The corresponding interrupt in the register e The corresponding bit in the register,

S CAR

21.7 PWMA/PWMB Register description

21.7.1 Output enable register (PWMx_ENO)

symbol	address	В7	B6	B5	B4	B3	B2	B1	B0			
PWMA_ENO	FEB1H	ENO4N	ENO4P	ENO3N	ENO3P	ENO2N	ENO2P	ENO1N	ENO1P			
PWMB_ENO	FEB5H	-	ENO8P	-	ENO7P	-	ENO6P	-	ENO5P			
ENO8P : PWM8	Output o	control bit	30 - 3	t		50 ×	t	5				
0: Prohibited outputPWM8												
$_1$: Enable	output PWM8											
ENO7P : PWM7	Output conti	rol bit										
₀ : Prohibit	ted outpu	ıtPWM7										
$_1$: Enable	PWM7											
ENO6P [:] PWM6	Output conti	rol bit										
	output	I t PWM6										
	PWM6	ral hit										
ENUSP · PWM5												
0. From Single		III WW										
р\//м		rol bit										
₀ : Prohibit	ted Output											
1: Enable	output _{PWM4N}											
PWM4	POutput conti	rol bit										
₀ : Prohibit	ted put PWM4P											
$_1$: Enable	outputPWM4P											
PWM	Output conti	rol bit										
₀ : Prohibit												
$_1$: Enable	output _{PWM3N}											
PWM3	Poutput conti	rol bit										
	Coutput ^p											
	output _{PWM3P}	al bit										
PWM : Prohibi t	2. Wutput conti ted	roi dit										
₀ ₁: Enable												
DWAA		rol bit										
₀ : Prohibit	ted Output											
1: Enable	output _{PWM2P}											
PWM	Dutput conti	rol bit										
₀ : Prohibit	ted Output⊵											
$_1$: Enable	outputpwmin											
PWM1	Qutput conti	rol bit										
₀ : Prohibit	ted _{PWM1P} O	utput										
: Enable	PWM1P OL	utput										

- 764 -

21.7.2 Output additional enable register (pWMx_IOAUX)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0			
PWMA_IOAUX	FEB3H	AUX4N	AUX4P	AUX3N	AUX3P	AUX2N	AUX2P	AUX1N	AUX1P			
PWMB_IOAUX	FEB7H -	8	AUX8P	-	AUX7P	-	AUX6P	-	AUX5P			
AUX8P: PWM8	AUX8P: PWM8 Output additional control bits											
0: PWThe output is directly determined by rol ENOSP												
1 [:] PWM8 ENOSP The output of the subiist control												
AUX7P: PWM7 determined by the output additional control bits												
₀ : pw The out	0: Pw The output is directly determined by rono7P											
1 [:] PWM7 ENO7P The output of the subiist control												
AUX6P: PWM6 determined by the output additional control bits												
0: Pw The out	tput is dire	ctly determi										
1 : PWM6		ENO6P Th	e ^{PWMBBBKR} of t	the subroinst o	control							
AUX5P: PWM5	determine	ed by the ou	tput additior	nal control b	oits							
0: PWThe out	tput is dire	ctly determin	ned by ronosp									
1 [:] PWM5		ENO5P Th	e ^{PWMB} PKR of 1	the subroinsto	control							
AUX4N : PWM4N	determ	ined by the	output addit	ional contro	l bits							
₀ : _{PW} The ou	tput is dire	ctly determi	ned by of the of									
1 [:] PWM4N	The outp	ut is co mpos	sed of ^{PWMA_BKR}	Joir	nt control							
AUX4P : PWM4P	Output a	additional co	ontrol bits									
0: PW T/he ou	tput is dire	ctly determin	ned byontrol ENG	D4P								
1 [:] PWM4P		٦	The output o	f the su to iis	t detetnai ned	by ENO4P						
AUX3N : PWM3N	Output	additional o	ontrol bits									
0: PWN The OU	tput is dire	ctly determi	ned by ontrol E	NO3N								
1 [÷] PWM3N	The outpo	ut is compos	sed of	Joir	nt control							
AUX3P : PWM3P	Output a	additional co	ontrol bits									
0: PW Tihe Out	tput is dire	ctly determin	ned byontrol ENG	D3P								
1 · PWM3P		٦	The output o	f the su hoiis	t detetna i nec	by ENO3P						
AUX2N [:] PWM2N	Output	additional c	ontrol bits									
	tput is dire	ctly determi		NO2N								
1 · PWM2N	The outp	utis compos	sed of ^{MA_BKR}	Joir	nt control							
AUX2P PWM2P	Output a	additional co	ontrol bits									
0: PWM/Pre OUI	tput is dire	ctly determi	1CC Dy ontrol EN	D2P								
1 rwimzr	-	٦	The output o	fthesu hoiis	t detetnai ned	by ENO2P						
AUX1N [:] PWM1N	Output	additional c	ontrol bits									
	tput is aire	ctly determi		NOIN								
i ' r wivilin		ut is compos		Joir	nt control							
	tly determine			פור								
וויב סאנטמישימורפכ 1 [:] PWMIP	The output	It is compos		Join	t control							

- 765 -
$_{1}$ Control register ($_{PWMx_CR1}$) 21.7.3

symbol	address	B7		В5	B4	В3	B2	B1	В0
PWMA_CR1	FEC0H	ARPEA	B6 CMSA[1:0]		DIRA	OPMA	URSA	UDISA	CENA
PWMB_CR1	FEE0H	ARPEB	CMSB[1:0]		DIRB	OPMB	URSB	UDISB	CENB

: Automatic pre-loading allowed bits (ARPEn n=A,B)

The register is not buffered, it can be written directly PWMn ARR0:

1 PWMn ARR to the register buffered by the pre-loaded buffer

 $_{CMSn[1:0]}$: Select the alignment mode ()

CMSn[1:0]	Alignment mode	description
00	Edge alignment mod	^e The counter counts up or down based on the direction bit
		(DIR) , and the counter counts up and down alternately.
01	Central alignment mod	eTihe output comparison interrupt flag of the channel configured
		as the output is only set to 1 when the counter counts down.
0	0	The counter counts up and down alternately. The output
10	Central alignment mod	ecomparison interrupt flag of the channel configured as the
		output is only set to 1 when the counter counts up.
	ai S	The counter counts up and down alternately. The output
11	Central alignment mod	comparison interrupt flag of the channel configured as the e 3
		output is set to 1 when the counter counts up and down.

Note: When the counter is turned on (CEAN is not allowed to switch from edge alignment mode to center alignment mode. $_{011}\mbox{)}$ Must be banned. $_{\rm SMS=001}$, $_{010}$, Note: In the central alignment mode, the encoder

mode (: The counting direction of the counter (DIRn n = A,B)

⁰: The counter counts up; : The

counter counts down.

Note: When the counter is configured for central alignment mode or encoder mode, this bit is read-only. $_{\rm OPMn}$: Single pulse mode ($_{_{n=A,B}\,)}$

⁰: When an update event occurs, the counter does

¹ not stop; : When the next update event occurs, cBitarthe counter stops.

 $_{_{URSn}}$: Update the source of the dq aest date event is allowed, any of the following

events will generate an update interrupt : ₀: If UDIS

The register is updated (counter overflow/Underflow)

Software settings^{it}

clock/Trigger the update generated by the controller

If an update event is allowed, the update interrupt will only be generated when theufollowing events occur, and uous

- The register is updated (counter overflow, Underflow)

 $_{\rm UDISn}$: Updates are prohibited ($_{\rm n=A,B}$)

1: If

• : Once the following events occur, an update with the generated (

Counter overflow and

underflow generate

software update events -

- :No aphete average reset generated by the trigger mode controller is buffered and the registers are loaded with their pre-loaded va UG ,Bit or clock CCRx) Keep their values. If set

ARR' PSC' ¹ generated, the shadow register (

The trigger controller issues a hardware reset, and the counter and prescaler are reinitialized.

 $_{\rm CENn}$: Allow counter ($_{\rm n=\,A,B}$)

₀: Disable counter ;

¹ : Enable the counter.

Note: It is set up in the software reader the bit, the external clock, gating mode, and encoder mode can only work. However, the trigger mode set by hardware centres bit.

$_{21.7.4}$ 2Control register ($_{PWMx CR2}$), and real-time trigger ADC

symbol a	ddress	В7	B6	В5	B4	B3	B2	B1	B0
PWMA_CR2 FI	С1Н	TIIS	MMSA[2:0]			-	COMSA	-	ССРСА
PWMB_CR2 FI	E1H	TI5S	MMSB[2:0]		-	COMSB	-	ССРСВ	

TIIS: First group PWM/PWMA The inp መሮምስ

0[÷] PWMIP is connected to TII (Input of digital filter) ;

¹: PWM1P⁵ PWM2P and PWM3P The pin is connected to the PWM of TI1^o

 $_{\rm TI5S}$: Second group $_{\rm WM/PWMB}$ of $^{\rm TI5}$ first set of selections (input of

0[:] PWM5 The input pin is TI5 the digital filter) after XOR ;

¹ connected to PWM5^s PWM6 PWM7 The pins are connected to the second group after XOR

MMSA[2:0]: Main mode selection

MMSA[2:0]	Main mode	description
000	reset	The UG bit of the PWMA_EGR register is used as the trigger output (TRGO). If the trigger input (clock/trigger controller is configured as reset mode) generates a reset, the signal on the TRGO will have a delay counter
001	Enable	enable signal relative to the actual reset and will be used as the trigger output (TRGO). used to start the ADC so that the control enables the ADC within a period of time. The c enable signal is generated by the logic of the CEN control bit and the trigger input signa mode . Unless the master/slave mode is selected , there will be a delay on TRGO when the counter enable signal is controlled by the trigger Note: When you need to use PWM to trigger the ADC conversion, you need to first set the ADC_POWER, ADC_CHS, and ADC_EPWMT in the ADC_CONTR register. When the PWM generates the TRGO internal signal, the system will automatically set ADC_START to start the AD conversion. Please refer to the sample program for detailed use"Use PWM's CEN to start the PWMA timer and trigger the ADC in real time"
010	update	Once a capture occurs or a comparison is successful, when the CC1IE flag is set to 1
011	Compare pulses	, the trigger output sends a positive pulse (TRGO)
100	Compare	OC2REF signal is used as the trigger output (TRGO)
101	compare	OC3REF signalls used as a trigger output (TRGO)
110	compare	OC4REF signal is used as a trigger output (TRGO)
111	compare	

MMSB[2:0]: Main mode selection

MMSB[2:0]	Main mode	description	
000	reset	The UG bit of the PWMB_EGR register is used as the trigger output (TRGO). If the trigger input (clock/trigger controller is configured as reset mode) generates a reset, the signal on the TRGO will have a delay counter	
001	Enable	enable signal relative to the actual reset and will be used as the trigger output (TRGO). It is to start multiple PWM so that the control enables the slave PWM over a period of time. The counter enable signal is generated by the logic of the CEN control bit and the trigger input signal in the gated mode . Unless the master/slave mode is selected , there will be a delay on TRGO when the counter enable signal is controlled by the trigger	use
010	update	input. The update event is selected as the trigger output (TRGO).	
011	Compare pulses	Once a capture occurs or a comparison is successful, when the CC5IF flag is set to 1 , the trigger output sends a positive pulse (TRGO)	
100	Compare	OC6REE signal is used as the trigger output (TRGO)	
101	compare	OC7REE signalls used as a trigger output (TRGO)	
110	compare	OC8BEE signal is used as a trigger output (TBGO)	
111	compare		

Can be used to trigger the start , can Note: Only the first group of TRGO Note: Only the secoກໍ່dັ່ງroup TRGO be used for the first grouβ^f PWWR²

COMSn :Capture/Compare the update control selection of the control bit ($_{n=A,B}$)

COMG

o: www.henconly

These control bits are only updated when

COMG ^{1: When} when; ^CBrity when : the position is located be control bits are only updated when the rising edge occurs

Bits are preloaded; after this bit is set, they are only set COMG

CCPCn capture Compare the pre-loaded control bits (

CCINE , 0 : CCIE ,

OCIM Bits are not preloaded

1 CCIE , CCiP , CCINE , CCiP ,

It is updated after the bit.

Note: This bit only works on channels with complementary outputs.

and

CCINP OCIM and

21.7.5 Slave mode control register(PWMx_SMCR)

symbol	address	B7	B6	В5	B4	В3	B2	B1	B0
PWMA_SMCR	FEC2H	MSMA	TSA[2:0]			· · ·	SMSA[2:0]		
PWMB_SMCR	FEE2H	MSMB	TSB[2:0]			· .	SMSB[2:0]		

 $_{\rm MSMn}$: Master-slave mode ($_{\rm n=A,B}$)

: No effect

 $_{\rm l}$: Trigger input ($_{\rm TRGI}$) The event on is delayed to allow $_{\rm PWMn}$ With

With its slave[™]

Perfect synchronization between (through

```
TSA[2:0]: Trigger source selection
```

TSA[2:0]	Trigger source
000	-
001	-
010	Internal trigger ITR2
011	-
100	TI1's edge detector (TI1F_ED)
101	Filtered timer input 1 (TI1FP1)
110	Filtered timer input 2 (TI2FP2)
a 111 a	External trigger input (ETRF)

TSB[2:0]: Trigger source selection

TSB[2:0]	Trigger source						
000							
001							
010							
011							
100	TI5's edge detector (TI5F_ED)						
101	Filtered timer input 1 (TI5FP5)						
110	Filtered timer input 2 (TI6FP6)						
111	External trigger input (ETRF)						

Note: These bits can only the used if me is changed to avoid incorrect edge detection when changing.

: cloc	k/trigger/Select from modesms	A[2:0]
SMSA[2:0]	Function	description
000	Internal clock mode	If CEN=1, the prescaler is directly driven by the internal clock
001	Encoder mode 1	According to the level of TI1FP1, the counter counts up/down at the edge
010	Encoder mode 2	of TI2FP2 According to the level of TI2FP2, the counter counts up/down at the
	encoder mode 3	edge of TI1FP1 According to the level of another input, the counter
		counts up/down at the edge of TI1FP1
400		and TI2FP2 on the rising edge of the selected trigger input (TRGI)When the
100	Reset mode	counter is reinitialized, and a signal to update the register is generated
0	8	. When the trigger input (TRGI) is high, the clock of the counter is turned on.
101	Gated mode	Once the trigger input becomes low, the counter stops (but does not reset).
		The start and stop of the counter are controlled. The
0	2	counter starts (but does not reset) on the rising edge of the trigger input , Only the meter
110	Trigger mode	TRGI . The start of the counter is controlled
	8	. The rising edge of the selected trigger input (TRGI) drives the counter.
		Note: If TI1F_ED is selected as the trigger input (TS=100), do not use gated mode
111	External clock mode	This is because TI1F_ED only outputs a pulse every time TI1F changes
		, but the gating mode checks the level of the trigger input.

: clock/trigger/Select from mode

: clock/trigger/Select from mode

SMSB[2:0]	Function	description
000	Internal clock mode	If CEN=1, the prescaler is directly driven by the internal clock
001	Encoder mode 1	According to the level of TI5FP5, the counter counts up/down on the edge
010	Encoder mode 2	of TI6FP6 According to the level of TI6FP6, the counter counts up/down on the
011	encoder mode 3	edge of TI5FP5 According to the level of another input, the counter counts up/down on the edge of TI5FP5
100	Reset mode	and TI6FP6 on the rise of the selected trigger input (TRGI)Reinitialize the counter at the edge, and generate a signal to update the register
101	Gated mode	. When the trigger input (TRGI) is high, the clock of the counter is turned on. Once the trigger input becomes low, the counter stops (but does not reset). The start and stop of the counter are controlled. The
110	Trigger mode	Only the start of the counter is controlled
111	External clock mode	Note: If TI5F_ED is selected as the trigger input (TS=100), do not use gated mode. This is because TI5F_ED only outputs a pulse every time TI5F changes , but the gating mode checks the trigger input.level

Shenzhen Guoxin Artificial Intelligence Coomastic distributor phone numbers

register

21.7.6 External trigger register(PWMx_ETR)

symbol	address	В7 Вб		B4	В3		B1	B0
PWMA_ETR	FEC3H	ETP1 ECEA	B5 ETPSA	[1:0]	B2 ETFA[3:0]			
PWMB_ETR	FEE3H	ETP2 ECEP	ETPSB[1:0]]	ETFB[3:0]			

The polarity $(ETPn)^{n=A,B}$:External trigger ETR

0: Valid for high level or rising edge

¹ : valid for low level or falling edge

 $_{\rm ECEn}$: External clock is enabled ($_{\rm n=A,B^{\,\rm J}}$

⁰ : Disable external clock mode

1 : Enable the external clock mode, the clock of the counterlise

ECE The effect and choice of Connect to effective belgaternal clock mode is the same (R

set 1 note : 1

SMS=211'Can be used at the same time as the following modes: trigger standard mode; trigger reset mode;Note: External clock mode
Yes, at this time) In
trigger gating mode. But it must not be connected to (in the register ,

Note: The external clock Gardebs enabled_at the same time as the external clock mode; and the external clock input is 12

ETPSn : External trigger prescaler, external trigger signal the maximum frequency cannot exceed, EPHPrescaler can be used to reduce The frequency When Ethis very useful when the frequency is very high: (n=A,B)

 $_{\scriptscriptstyle 00}$: The prescaler is turned off

ETFn[3:0] :External trigger filter selection, this bit field defines The sampling frequency and the length of the digital filter.

ETFn[3:0]	Number of clocks	ETF _[3:0]	Number of clocks
0000	A V	1000	48
0001	2	1001	64
0010	4	1010	80
0011	8	1011	96
0100	12	1100	128
0101	16	1101	160
0110	24	1110	192
0111	32	1111	256

- 771 -

Selection consultant

21.7.7 Interrupt enable register(PWMx_IER)

symbol	address	B7	B6	B5	B4	В3	B2	B1	B0
PWMA_IER	FEC4H	BIEA	TIEA	COMIEA	CC4IE	CC3IE	CC2IE	CC1IE	UIEA
PWMB_IER	FEE4H	BIEB	TIEB	COMIEB	CC8IE	CC7IE	CC6IE	CC5IE	UIEB

 $_{\rm BIEn}$: Allow brake interruption ($_{\rm n=A,B}{}^{})$

.: Prohibit brake interruption;

: Allow brake interruption.

 $_{\rm TIE} \!\!\!:$ Trigger interrupt to enable ($_{\rm n=A,B}$)

₀: Prohibit triggering interrupts;

₁: Enable to trigger an interrupt.

COMIE: Allow Interrupt (n=A,B) COM

0: Prohibitederrupt ; COM

 $_1$: Allow interrupt.

CCnIE : Allow capture/Compare interrupts₃(4,5,6,7,8)

⁰ :No capture/Compareⁿ interrupts; : Allow

¹ capture/Compare interruptions.

 $_{\rm UIEn}$: Allow update interruption ($_{\rm n=A,B}$)

.: Prohibit update interruption;

: Allow update interruption.

21.7.8 Status register 1(PWMx SR1)

symbol	address	В7	B6	B5	B4	B3	B2	B1	B0
PWMA_SR1	FEC5H	BIFA	TIFA	COMIFA	CC4IF	CC3IF	CC2IF	CC1IF	UIFA
PWMB_SR1	FEE5H	BIFB	TIFB	COMIFB	CC8IF	CC7IF	CC6IF	CC5IF	UIFB

BIFn : Brake interrupt mark. Once the brake input is valid, the position is determined by the hardware. If the brake input is invalid, this bit car 0° (n=A,B)

₀: No brake event is generated

: a valid level is detected on the brake input

TIFn

: Trigger interrupt mark. When a trigger event occurs, the hardware pairs the location. Cleared by the software. (10 n= A,B)

COM

(n=A.B)

⁰ : No trigger event generation : trigger

1 interrupt waiting for response

COMIFn : COM

Event This bit is set by the hardware. Cleared by the software.

0^{: None} COM Or Interrupt waiting

for response 1

 Capture,compare
 Interrupt mark, refer
 CC1IF

Interrupt mark.

Once an event occurs

to?!!Capture,compare, Interrupt mark, refer to: CC11Fdescription

Capture/compare6 Interrupt mark, refer to CC6IF CC1IF description

 $\label{eq:CCSIF} CCSIF \qquad : \textbf{Capture}_{f} \textbf{compare}_{5} \textbf{ Interrupt mark, refer to} \textbf{C}^{C1IF} \textbf{description}$

- $CC4IF \qquad \textbf{Capture}_{/compare_4} \textbf{ Interrupt mark, refer}^{C} \textbf{fo}: \textbf{fo}^{C} \textbf{fo}$
- CC3IF Capture,compare₃ Interrupt mark, refer^{CC1IF}description
- cc21F to: Capture_{/compare2} Interrupt mark, refer
- cclif to: Capture_{/compare1} Interrupt mark.

sign company Tec

Selection consultant

If the channel Configured as output mode :

This bit is set by the hardware when the counter value matches the comparison value, Except in centrosymmetric mode. It is cleared b $_{0}$: No match occurred ;

1: PWMA_CNT The value of and MA_CCR1 The value matches.

Note: In the central symmetry mode, when the counter value is When counting down (itfrom ARR

Count up to	ARR ARR-1, and then by Cou	unt dov	vn to) ₁ ,	The	refore, for all SMS		Bit value, neither of these two values is marked
the mark. But if ARR	, then when	CNT	Reach	ARR	On time , $_{CC1IF}$	$_1$ set.	

if the channel Configured as input mode :

This bit is set by the hardware when the capture event occurs, It is cleared by the software

Or by reading 0: No input capture generation

1 : The counter value has been captured to

: Update interrupt flag When an update event is generated, this bit is set by the hardware. It is cleared by the software.

¹: The update event is waiting for a response. This bit is set by the hardware when the register is updated

- Ruo^{wMn_CI}When the , When the counter overflows or underflows^{UDIS=0}

Rud^{PWMn_CRI} register of the registerors ursel, when set PWMn_EGR
 Register of UG Bit software pair counting device is reinitialized

dewse is remittanzo

UIFn

PWMn_CR1 Register of UDIS=0[•] URS=0[•], when the counterCNT When the triggered event is reinitialized

21.7.9 Status register 2(PWMx SR2)

symbol	address	В7	B6	B5	B4	В3	B2	B1	B0
PWMA_SR2	FEC6H	·	·		CC4OF	CC3OF	CC2OF	CC10F	· · ·
PWMB_SR2	FEE6H	-	- 6		CC8OF	CC7OF	CC6OF	CC5OF	-

 $\mathcal{Capplire}_{compare_8}$ Repeat the capture mark. See also: $_{CC10F}$ description.

Capture, compare, Repeat the capture mark. See also; clor description.

Capture, compare, Repeat the capture mark. See also; closedescription.

Capture, compare, Repeat the capture mark. See also cc10F description.

Capture, compare4 Repeat the capture mark. See also: CLOF description.

Capture, $compare_3$ Repeat the capture mark. See also c_{CIOF} description.

Capture, compare, Repeat the capture mark. See also CCPOF description.

ccloF :capture,compare, Repeat the capture mark. Only when the corresponding channel is configured as input capture, the mark can be set by Clear this bit.

⁰: No repeated capture is generated; : The

¹ value of the counter is captured to CR1 Register time , CCUIF The status is already.

21.7.10 Event generation register (_{PWMx_EGR})

Î	symbol	address	B7	B6	B5	B4	B3	B2	B1	BO	
PW	MA_EGR	FEC7H	BGA	TGA	COMGA	CC4G	CC3G	CC2G	CCIG	UGA	
PW	MB_EGR	FEE7H	BGB	TGB	COMGB	CC8G	CC7G	CC6G	CC5G	UGB	
		62		1					n=A,B)		
BGn	: A brake eve : No action ¹ : A braking	nt is genera event is ge	ated. This b nerated. At	it is set by t this time	he software , lf t	to generate a he correspon	Brake even ding interru	it, automatio ipt is tur, ne n	cally clear Edia (cofre	ed by the hardware (sponding interrupt is	o s gene
TGn	: Generate a $_0^{\circ}$: No action	trigger ever	nt. This bit i	s set by the	software to	generate a tr	igger event	, which is a	utomatica	lly cleared by the har	rdwar
	1: TIF=1 ,	If the corre	sponding ir	nterrupt is tu	ur,n tende io na (cou	rresponding i	nterrupt is	generated			
COMG	ⁿ :Capture/Co 0: No action	ompare eve	nts to gene	rate control	updates. Th	iis bit [⊮] is set b	y the softwa	are and auto	omatically	cleared by the hardv	vare (
	1 : _{CCPC=1} , Allo	w updates	CCIE	CCINE [、] CCil	с, С	CiNP ' OCIM	bit.				
	Note: This bi	t is only va	lid for chan	nels with co	omplementa	ry outputs					
CC8G	: Generate	capture/Cð	mpare even	its. Referen	description	Description					
CC7G	: Generate	capture _/ Cō	mpare even	its. referenc	Description						
		/	event. refe	erence tecco	Generate ca Description	pture compar	ison ₆				
CC5G	: Generate	capture _/ Có	mpare even	its. Referen	Bescription						
CC4G	: Generate	capture/Co	mpare even	its. Referenc	Sescription						
CC3G	: Generate	capture/Co	mpare even	its. Referenc	Bescription						
CC2G	: Generate	capture _/ Co	mpare even	its. referenc	Description						
CC1G	Generate cap	ture compa	ar isen t. Ger	nerate captu	re_compagevent	. This bit is s	et by the so	ftware to ge	enerate a d	capture,Compare eve	nts,
₀ Aut	omatically cle	ared by the	hardware.	1			-			- , -	
	: No action;										
	: In the char	nnel _{cu} Gene	erate a capt	ure on Com	pare events.						
	If the channe	e. Configur) ا	ed as outpu	It: set CC11F=1	, If the cor	responding i	nterrupt is t	urned on, a	correspo	nding interrupt will be	e gen
	If the channe	el Configur	ed as input	: the curren	t counter va	lue iswcapture	d to Rec	ister, set	CC1IF=1	If turned on	•
	The corr	esponding	interrupt ge	enerates a c	orrespondin	Already, then g interrupt. if	set _{CC10}	F=1°			
UGn	: An update e	event is ger	nerated. Thi	s bit is set b	by the softwa	are and auton	natically cle	ared by the	hardware)	
	(1 n=A,B)	Ū			•					0	
	: No action ; 9 : Reinitializ	e the count	ter and gene	erate an upo	late event.						
	Note that the	counter of	f the presca	ler is also c	leared (but t	he presçal er i	Roefficient.	kamaine wa	ල්දියුතුල (C) ර	ount up)	
			_		•	• •			DIK=0	• •	

capture/**Comparison mode register** (

The channel can be used to capture the input mode or compare the output modes and Bit definition. The role of other bits of this register the direction of the channel is different from the series from the input and on the transmission of the channel in the input mode Work under can. Therefore, it must be noted that the functions of the same bit in the output mode and the input mode are different.

The channel is configured to compare the output mode

symbol	address	В7	B6	В5	B4	B3	B2	0 	B0
PWMA_CCMR1	FEC8H	OC1CE	2	OC1M[2:0]	8	OC1PE	OC1FE	B1 CC15[1:0]
PWMB_CCMR1	FEE8H	OC5CE	0	OC5M[2:0]		OC5PE	OC5FE	CC5S[1:0]	1

OCRCE: Output comparison Clear to enable. This bit is used to enable the use set on the pin to clear the set of the set o

(OCnREF) ($_{n=1,5})$

⁰: OCnREF Not affected Impact of input ; ETRF

OCnM[2:0]: Output comparison Bits define the output reference Signal The action, and ConREF Decided OCn

The value of OCnREI	F mode. the n	CCnP the position. (n=1,5)
OCnM[2:0]	₃ Is the high level valid, a	nd the effective level depends on odescription
000	Set channel n when the	The comparison between PWMn_CCR1 and PWMn_CNT has no effect on OCnREF
001	pattern freezes and matc Set the channel n wher	hes When PWMn_CCR1=PWMn_CNT, OCnREF output is high N
010	the output is a valid leve The output is an invalid level	match When PWMn_CCR1=PWMn_CNT, OCnREF output is low
011	Flip forced	When PWMn_CCR1=PWMn_CNT, flip OCnREF
100	to invalid level forced	to force OCnREF to be low
101	to valid level	and force OCnREF to be high
110	PWM mode 1	when counting up, when PWMn_CNT <pwmn_ccr1 ocnref<br="">output is high, otherwise OCnREF output is low when counting down, when PWMn_CNT>PWMn_CCR1 OCnREF output is low, otherwise OCnREF output is high when</pwmn_ccr1>
111	PWM mode 2	counting up, when PWMn_CNT <when pwmn_ccr1,="" the<br="">OCnREF output is low, otherwise the OCnREF output is high . When counting down, when PWMn_CNT>PWMn_CCR1, the OCnREF output is high, otherwise the OCnREF output is low.</when>

 $_{3}$ The level is set to n_{1} Note: once n_{0} the register r_{LOCK} bit) and $r_{CCnS=00}$ (This channel is configured as

Output) Then this bit cannot be modified.

 PWM 2
 Pattern
 In, only if the comparison result changes or from frozen mode in the output comparison

 switching to
 Or mode 1
 The level just changed.

Note: On channels with complementary outputs, these bits are preloaded. GR2 Register of CCPC=1 / OCM bit

^{Only in} COM When an event occurs, a new value is taken from the preload bit.

OCLIPE: Output comparison Pre-loaded to enable The preload function of

0: Prohibited PWMn_CCR1 the register can be written at any time PWMn_CCR1 Register, and the newly written value

It works immediately.

- 1: Open PWMn_CCR1 The pre-loading function of the register, the read and write operation Only Operates on The PMMn_CCR1 The loaded into the current register when the update event arrives.
 - , The level is set to (P $Notekonce_{LOCK}$ In the register ^{LOCK} bit) and CCnS=00 (This channel is configured as

Output) Then this bit cannot be modified.

Note: In order to operate correctly, in The preload function must be enabled in mode. But in single pulse mode $\binom{\text{storage}}{\text{PWMn}_{CR1}}$

ocnFE : The output is relatively fast to enable. This bit is used to use to the triggered input event.

₀: According to the counter anter value of , ccn Normal operation, even if the trigger is turned on. When the input of the trigger has a valid Along the time, Gactivate minimum delay of the output is a clock cycle.

- ¹: The effective edge entered into the trigger acts as if a comparison match has occurised etheretome are the level with the comparison ^{OC} The result is irrelevant. The effective edge sum of heads any distance of the second sec
 - It works when it is configured as or mode. PWMA PWMB

ccls[1:0] :capture/Compare¹options. These two digits define the direction of the channel (input/Output), and the selection of input pins

CC1S[1:0]	Direction	Input pin
00	output	
01	input	IC1 is mapped on TI1FP1
10	input	IC1 is mapped on TI2FP1 and IC1 is mapped on TRC.
11	input	This mode only works when the internal flip-flop input is selected (selected by the TS bit of the PWMA_SMCR register)

CCSS[1:0] :capture,Compare options. These two digits define the direction of the channel (input/Output), and the selection of input pins s

CC5S[1:0]	Direction	Input pin
00	output	
01	input	IC5 is mapped on TI5FP5
10	input 🧹	IC5 is mapped on TI6FP5
11	input	IC5 is mapped on TRC. This mode only works when the internal flip-flop input is selected (selected by the TS bit of the PWM5_SMCR register)

note:_{CC1S} note:_{CC5S} Only when the channer visiolosed (only when the channer 가장면서S문헌 (Register of $_{CC1E=0}$) Is writable.

the register $Qf_{5E=0}$) is writable.

Selection consultant₁₃₉₂₂₈₀₅₁₉₀

The channel is configured to capture the input mode

symbol	address	B7	B6	В5	B4		B2		В0
PWMA_CCMR1	FEC8H	IC1F[3:0]				B3 IC1PSC[1:0]		B1 CC1S[1:0]	
PWMB_CCMR1	FEE8H	IC5F[3:0]			IC5PSC[1:0]		CC58[1:0]		

ICnF[3:0] : Input capture filter selection, this bit field defines H^n The sampling frequency and the length of the digital filter. (n=1,5)

ICnF _[3:0]	clocknumber	ICnF _[3:0]	Number of clocks
0000	1	1000	48
0001	2	1001	64
0010	4	1010	80
0011	8	1011	96
0100	12	1100	128
0101	16	1101	160
0110	24	1110	192
0111	32	1111	256

Note: Even for channels with complementary outputs, this bit field is non-preloaded and will not be considered storage

The value of

the device) ICnPSGpmCapture the prescaler. These two define CCn Input (IC1) The prescaler coefficient. (n=1,5)

⁰⁰: No prescaler, every edge detected on the capture input port triggers a capture

² Each event triggers a capture 01:

eªEach event

trigger's a capture once 10

: Each event triggers a capture once

ccis[1:0]1 :capture/Compare options. These two digits define the direction of the channel (input/Output), and the selection of input pins

CC1S[1:0]	Direction	Input pin
00	output	
01	input	IC1 is mapped on TI1FP1
10	input 🧹	IC1 is mapped on TI2FP1 and IC1 is mapped on TRC.
11	input	This mode only works when the internal flip-flop input is selected (selected by the TS bit of the PWMA_SMCR register)

CC5S[1:0] :capture/Compare options. These two digits define the direction of the channel (input/Output), and the selection of input pins 5

CC5S[1:0]	Direction	Input pin
00	output	
01	input	IC5 is mapped on TI5FP5
10	input	IC5 is mapped on TI6FP5
11	input	IC5 is mapped on TRC. This mode only works when the internal flip-flop input is selected (selected by the TS bit of the PWM5_SMCR register)

note : _{CC1S} note : _{CC5S} Only when the channervisiclosed (only when the channer)sଙ୍ଗରେଟେଶ (Register of $_{CC1E=0}$) is writable.

the register $Qf_{E=0}$) is writable.

capture/Comparison mode registeris(2CCMR2)

$\underline{21.7.12}$ The channel is configured to compare the output mode

symbol	address	B7	B6	В5	B4	B3	B2		B0
PWMA_CCMR2	FEC9H	OC2CE	OC2M[2:0]		OC2PE	OC2FE	B1 CC2S[1:0]		
PWMB_CCMR2	FEE9H	OC6CE	OC6M[2:0]		OC6PE	OC6FE	CC6S[1:0]		

OCRCE: Output comparison Clear to enable. This bit is used to enable the use Eaternal events on the pin to clear the clear the second s

 $(_{OCnREF})$ $(_{n=2,6})$

 $_0\colon_{OCnREF}$ Not affected by input ; $_{ETRF}$

 $_1$: Once detected Input呐igh level, $_{OCnREF=0^\circ}$

OCnM[2:0]: Output Mode, reference M° (n=2,6)

comparison is pre-loaded and enabled

CC2S[1:0] Capture comparison2 choose. These two digits define the direction of the chadness (sepertion) of input pins

CC2S[1:0]	Direction	Input pin
00	output	
01	input	IC2 is mapped on TI2FP2,
10	input	IC2 is mapped on TI1FP2,
11	input	and IC2 is mapped on TRC.

cc65[1:0] :capture/Compare options. These two digits define the direction of the channel (input/Output), and the selection of input pins 6

CC6S[1:0]	Direction	Input pin
00	output	
01	input	IC6 is mapped on TI6FP6,
10	input	IC6 is mapped on TI5FP6,
11	input	and IC6 is mapped on TRC.

The channel is configured to capture the input mode

symbol	address	B7	B6	В5	B4	÷	B2	8	B0
PWMA_CCMR2	FEC9H	IC2F[3:0]			B3 IC2PSC	[1:0]	B1 CC2S	[1:0]	
PWMB_CCMR2	FEE9H	IC6F[3:0]			IC6PSC[1:0]	CC68[1:0]	

ICnF[3:0] : Input capture filter selection, reference (n=2.6)

 $\label{eq:constraint} {}_{ICnPSC[1:0]}\text{: Input capture / } n \text{ Prescaler, refer to } {}_{IC1PSC^{\circ}} (n=2,6)$

CC2S[1:0] 2 :Capture/Compare options. These two digits define the direction of the channel (input/Output), and the selection of input pins

CC2S[1:0]	Direction	Input pin
00	output	
01	input	IC2 is mapped on TI2FP2,
10	input	IC2 is mapped on TI1FP2,
11	input	and IC2 is mapped on TRC.

cces[1:0] Capture comparison choose. These two digits define the direction of the chadnes (sepection of input pins

CC6S[1:0]	Direction	Input pin
00	output	
01	input	IC6 is mapped on TI6FP6,
10	input	IC6 is mapped on TI5FP6,
11	input	and IC6 is mapped on TRC.

capture/Comparison mode registers(_CCMR3)

21.7.13 The channel is configured to compare the output mode

symbol	address	B7	B6	В5	B4	В3	B2		B0
PWMA_CCMR3	FECAH	OC3CE	OC3M[2:0]		OC3PE	OC3FE	B1 CC3S[1:0]		
PWMB_CCMR3	FEEAH	OC7CE	OC7M[2:0]		OC7PE	OC7FE	CC78[1:0]	1	

OCRCE: Output comparison Clear to enable. This bit is used to enable the use Eaternal events on the pin to clear the the second signal

 $(_{OCnREF})$ $(_{n=3,7})$

 $_{0}$: $_{OCnREF}$ Not affected by input ; $_{ETRF}$

1: Once detected Input時igh level, OCnREF=0。

 $\label{eq:ocnM2:0} \begin{array}{c} \text{OCnM}_{\text{[2:0]}} \textbf{:} & \textbf{Output} & \textbf{Mode, reference} \hspace{0.5mm} \overset{(\text{I})}{\overset{\text{Mode}}{\overset{\text{I}}{\overset{\text{I}}}} \hspace{0.5mm} \overset{(\text{I})}{\overset{\text{I}}{\overset{\text{I}}}} \hspace{0.5mm} \overset{(\text{I})}{\overset{(\text{I})}} \hspace{0}} \overset{(\text{I})}{\overset{(\text{I})}} \hspace{0} \overset{(\text{I})}{\overset{(\text{I})}} \hspace{0}} \overset{(\text{I})}{\overset{(\text{I})}} \hspace{0}} \overset{(\text{I})}{\overset{(\text{I})}} \hspace{0} \overset{(\text{I})}{\overset{(\text{I})}} \hspace{0} \overset{(\text{I})}{\overset{(\text{I})}} \hspace{0}} \overset{(\text{I})}{\overset{(\text{I})}} \hspace{0} \overset{(\text{I})}{\overset{(\text{I})}} \hspace{0}} \overset{(\text{I})}{\overset{(\text{I})}} \hspace{0}} \overset{(\text{I})}{\overset{(\text{I})}} \hspace{0} \overset{(\text{I})}{\overset{(\text{I})}} \hspace{0}} \overset{(\text{I})}{\overset{(\text{I})}} \hspace{0}} \overset{(\text{I})$

comparisonutput comparison is pre-loaded and enabled sefer to

3 CC3S[1:0] :capture/Compare³options. These two digits define the direction of the channel (input/Output), and the selection of input pins

CC3S[1:0]	Direction	Input pin
00	output	
01	input	IC3 mapping on TI3FP3 IC3
10	input	mapping on TI4FP3 IC3
11	input	mappingShoot on TRC.

CC7S[1:0]: Capture comparison7 choose. These two digits define the direction of the chadness (sepection) of input pins

CC7S[1:0]	Direction	Input pin
00	output	
01	input	IC7 is mapped on TI7FP7,
10	input	IC7 is mapped on TI8FP7,
11	input	and IC7 is mapped on TRC.

pany _Technical support

Selection

Selection consultant₁₃₉₂₂₈₀₅₁₉₀

The channel is configured to capture the input mode

symbol	address	В7	B6	В5	B4		В2		B0
PWMA_CCMR3	FECAH	IC3F[3:0]			B3 IC3PSC	[1:0]	B1 CC3S	[1:0]	
PWMB_CCMR3	FEEAH	IC7F[3:0]			IC7PSC[1:0]	CC78[1:0]	

ICnF[3:0] : Input capture filter selection, reference ChF° ($_{n=3,7}$)

: Input/Capture the prescaler, refer to $ICnPSEP_{n}$ (n=3,7)

CC3S[1:0]

:capture,Compare options. These two digits define the direction of the channel (input/Output), and the selection of input pins

CC3S[1:0]	Direction	Input pin
00	output	
01	input	IC3 is mapped on TI3FP3,
10	input	IC3 is mapped on TI4FP3,
11	input	and IC3 is mapped on TRC.

CC7S[1:0] Capture comparison7 choose. These two digits define the direction of the chadness (selection of input pins

CC7S[1:0]	Direction	Input pin
00	output	
01	input	IC7 is mapped on TI7FP7,
10	input	IC7 is mapped on TI8FP7,
11	input	and IC7 is mapped on TRC.

capture/Comparison mode registers (_CCMR4)

21.7.14 The channel is configured to compare the output mode

symbol	address	B7	B6	В5	B4	B3	B2		B0
PWMA_CCMR4	FECBH	OC4CE	OC4M[2:0]		OC4PE	OC4FE	B1 CC4S[1:0]	
PWMB_CCMR4	FEEBH	OC8CE		OC8M[2:0]		OC8PE	OC8FE	CC8S[1:0]	

OCRCE: Output comparison Clear to enable. This bit is used to enable the use Eaternal events on the pin to clear the clear the second signal

 $(_{OCnREF})$ $(_{n=4,8})$

0: OCnREF Not affected by input ; ETRF

 $_1$: Once detected Input thigh level , $OCnREF=0^\circ$

 $\underset{OCnM[2:0]}{\text{Oct}} \textbf{: Output} \qquad \qquad \textbf{Mode, reference} \mathbb{H}^{M^{\circ}} \quad (\ _{n=4,8})$

comparison $_{OCnPE}$: Output Premparison on enable, refere to ($_{n=4,8}$)

cc4s[1:0] :capture/Compare⁴options. These two digits define the direction of the channel (input/Output), and the selection of input pins

CC4S[1:0]	Direction	Input pin
00	output	
01	input	IC4 is mapped on TI4FP4,
10	input	IC4 is mapped on TI3FP4,
11	input	and IC4 is mapped on TRC.

CC8S[1:0] Capture comparisons choose. These two digits define the direction of the chadnes (sepert biop. of input pins

CC8S[1:0]	Direction	Input pin
00	output	
01	input	IC8 is mapped on TI8FP8,
10	input	IC8 is mapped on TI7FP8,
11	input	and IC8 is mapped on TRC.

The channel is configured to capture the input mode

symbol	address	В7	B6	В5	B4		B2		B0
PWMA_CCMR4	FECBH		IC4F[3:0]			B3 IC4PSC	[1:0]	B1 CC4S[1:0]	
PWMB_CCMR4	FEEBH	[IC8F[3:0]			IC8PSC[1:0]		CC8S[1:0]	

$ICnF[3:0] \qquad : Input capture filter selection, reference_{C^{0}F^{\circ}} (_{n=4,8})$

ICnPSC[1:0]: Input capture / n Prescaler, refer to CIPSC (

cc4s[1:0] 4 :capture/Compare options. These two digits define the direction of the channel (input/Output), and the selection of input pins

_{n=4,8})

CC4S[1:0]	Direction	Input pin
00	output	
01	input	IC4 is mapped on TI4FP4,
10	input	IC4 is mapped on TI3FP4,
11	input	and IC4 is mapped on TRC.

ccss[1:0] :capture/Compare options. These two digits define the direction of the channel (input/Output), and the selection of input pins 8

CC8S[1:0]	Direction	Input pin
00	output	
01	input	IC8 is mapped on TI8FP8,
10	input	IC8 is mapped on TI7FP8,
11	input	and IC8 is mapped on TRC.

21.7.15 capture/Compare the enable register (1 PWMx_CCER1)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
PWMA_CCER1	FECCH	CC2NP	CC2NE	CC2P	CC2E	CC1NP	CC1NE	CC1P	CCIE
PWMB_CCER1	FEECH	-		CC6P	CC6E	-		CC5P	CC5E
CC6P: OC6 Inp CC6E: OC6 inp CC5F: OC5 inp CC2NF: OC5 inp CC2NF: OC2N CC2N CC2NF: OC2N Inp CC2NF: OC2N Inp CC2P: OC2 Inp CC2NF: OC2 Inp CC2NF: OC2 Inp CC1NP: OC1N Inp OC1NP: OC1N Inp OUTPUT), ft Notè: For char CC1NE: OC1N Inp Inp Inp Inp CC1NP: OC1N Inp Inp Inp Inp </th <th>ut capture,(ut capture,/ ut capture,/ ut capture,/ Compare t compariso ut capture,(ut capture,(ut capture,(ut capture, compare o vel is valid el is valid then this bi annels with</th> <th>Compare th The compare Compare th The compare the output point on output is Compare th The compare the comparet the comparet the comparet</th> <th>e output po rison output e output po rison output polaritÿNThe e nabled. re e output po rison output rity</th> <th>Larity. Refer a fis enabled larity. Refer is enabled reference larity. reference larity. reference tafstenabled in the regist ts, this bit is new value</th> <th>ence . Reference rence . reference ence ter ^{LOCK} 3^E s preloaded.(from the pre-</th> <th>Bit) Set to or a MVMA_CR2 loaded bit. W</th> <th>and _{ccis} Reg /hen the incid</th> <th>₀₀(The chan ister) , only dent occurro The va</th> <th>nel configuration is in ^{сом} ed ,</th>	ut capture,(ut capture,/ ut capture,/ ut capture,/ Compare t compariso ut capture,(ut capture,(ut capture,(ut capture, compare o vel is valid el is valid then this bi annels with	Compare th The compare Compare th The compare the output point on output is Compare th The compare the comparet the comparet the comparet	e output po rison output e output po rison output polaritÿNThe e nabled. re e output po rison output rity	Larity. Refer a fis enabled larity. Refer is enabled reference larity. reference larity. reference tafstenabled in the regist ts, this bit is new value	ence . Reference rence . reference ence ter ^{LOCK} 3 ^E s preloaded.(from the pre-	Bit) Set to or a MVMA_CR2 loaded bit. W	and _{ccis} Reg /hen the incid	₀₀ (The chan ister) , only dent occurro The va	nel configuration is in ^{сом} ed ,
Note: For cha When the ^{CCINE} Inp cc1 The cha o: Valid at hig 1: Valid at low ^{CC1} The cha o:The capture 1:The capture 1:The capture 1 : Turn off in Note: For cha When the	annels with e incident o ut capture,(annel is con h level r level annel is con e occurred i occurred i occurred i ut capture, put capture put capture annels with e incident o	compleme ccurrethe to Compare ou nfigured as infigured as infigured as infigured as compare ou Compare ou Compare ou Compare ou Compare ou Compare ou Compare ou	ntary outpu bit takes the utput polarit an output : input or ca The rising e The falling e utput enable output; he output; he output. ntary outpu takes the ne	ts, this bit is new value y ccip: oci y ccip: oci dge of; edge of e In the regis ts, this bit is ew value fro	s preloaded. from the pre-	if USS WMA_CR2 loaded bit. lit) set to or ₃ ifwMA_CR2 aded bit.	, thên this bi Reg	t cannot be lister) , only	n сом modified. in ^{сом}

		Control b	it		Ou	tput status
MOEOSS	IOSSRCCi	ECCINE			^{OCi} Output status	Output status OCIN
		0	0	0	Output forbidden	Output is prohibited
	6	0	0	1	output forbidden	Polar OCIREF
		0	1	0	Polar with OCIREF	Output is prohibited
		0	1	1	polarity and dead zone	Reverse with polarity and dead zone
		1	0	0	Output disable	Output is prohibited
1	x	3			off state	
		1	0	1	(The output is enabled and at an inval	d level) Polar ^{OCiREF}
					OCi=CCiP	
						Off state (output is
		1	1	0	Polar OCiREF	enabled and at an invalid level)
						OCiN=CCiNP
		1	1	1	With polarity and dead sone	Reverse with polarity and dead zone
	0				Ou	tput is prohibited
0	1	x	x	х	Off state (the output is enabled and at an i the output is enabled and at an invalid lev	nvalid level) asynchronously othen if the clock el) asynchronously: then, if the clock exists: af

Complementary output channels with brake thinction control bit

 Note: The pins are connected i and ocin
 Outside of the channel status and ocin grio

 Note: The pins are connected i and ocin
 Outside of the channel status and ocin grio

 to complementary registers.
 oci The status of the pins depends on

21.7.16 capture/Compare the enable register (2 PWMx_CCER2)

symbol	symbol address		B6	В5	B4	B3	B2	B1	В0	
PWMA_CCER2	FECDH	CC4NP	CC4NE	CC4P	CC4E	CC3NP	CC3NE	ССЗР	CC3E	
PWMB_CCER2	FEEDH	-		CC8P	CC8E	-	-	CC7P	CC7E	
CCSP: OC8 Input capture/Compare the output polarity. Reference										
_{CC8E} : OC8 in	put capture	The compar	ison output	is enabled. I	Reference					
сстр : ост іп	put capture/	Compare th	e output pol	arity. Refere	nce					
ссте: ост іп	cc7E: oc7 input capture, The comparison output is enabled. reference									
CC4NP : OC4N	C4NP : OC4N Compare the output polarity. The reference									
CC4NE: OC4N	OC4N comparison output is enabled. reference									

CC4P : OC4 Input capture,Compare the output polarity. reference

CC4E : OC4 Input capture/The comparison output is enabled. reference

- CC3NP COMpare the output polarity. The reference
- CC3NE OC3N comparison output is enabled. reference
- Input capture/Compare the output polarity. reference

OC3 Input capture, The comparison output S^{1E} enabled. reference

.Technical support₁₉₈₆₄₅₈

21.7.17 **Counter high bit (** PWMx_CNTRH)

symbol	address	B7	B6	В5	<u></u>	В3	B2	B1	B0	
PWMA_CNTRH	FECEH		<u> </u>		B4	<u> </u>	<u> </u>	2	<u> </u>	
PWMB_CNTRH	FEEEH		CNT1[15:8] CNT2[15:8]							

CNTn[15:8] : The high value of the counter ($_{8 n=A,B}$)

21.7.18 **Counter low bit (** PWMx_CNTRL)

symbol	address	B7	B6	В5		B3	B2	B1	B0
PWMA_CNTRL	FECFH		-0- 		B4	er		-G-	
PWMB_CNTRL	FEEFH				CNT1[7:0] CNT2[7:0]			
	02	-0							

 $_{CNTn[7:0]}$:The counter is low ⁸ Bit value ($_{n=A,B}$)

21.7.19 **Prescaler high bit (PWMx_PSCRH**)

, Output frequency calculation formula

symbol	address	B7	B6	В5		B3	B2	B1	B0		
PWMA_PSCRH	FED0H	2	B4								
PWMB_PSCRH	FEF0H		PSC1[15:8] PSC2[15:8]								

: The high value of the prescaler. (${\rm PSCn[15:8]\,8\,n=\,A,B^{\,})}$

The prescaler is used to pair Divide by frequency. The clock frequency of the counter (

PSCR Contains the value written to the current prescaler register when the update event is generated (the update event includes the c

Or cleared by the slave controller operating in reiseis medes, that in order for the new value to work, it must be gene

Bit clear ug

An update event⁰.

PWM Output frequency calculation formula

PWMA and Two groups MWMB The output frequency calculation formula is the same, and each group can be set to a different frequency.

Alignment mode	PWM Output frequency calculation formula
Edge alignment	PWM Output frequency =
Middle alignment	PWM PWM Output frequency =

$_{21.7.20}$ ⁸Prescaler low bit ($_{PWMx_PSCRL}$)

symbol	address	B7	B6	В5		B3	B2	B1	B0		
PWMA_PSCRL	FED1H	-	В4								
PWMB_PSCRL	FEF1H		PSC1[7:0] PSC2[7:0]								

PSCn[7:0] : The low value of the prescaler. (8 n=A,B)

21.7.21 Automatic reloading register highBit (_{PWMx ARRH})

symbol	address	B7	B6	В5	<u></u>	В3	B2	B1	В0	
PWMA_ARRH	FED2H	B4								
PWMB_ARRH	FEF2H	ARR1[15:8] ARR2[15:8]								

ARRn[15:8]: High automatic reloading ⁸ Bit value (n=A,B)

ARR Contains the value to be loaded into the actual automatic reload register. When the value of automatic reloading is,, The counter i

21.7.22 Automatic reloading register low Bit (_{PWMx ARRL})

symbol	address	В7	B6	В5		В3	B2	B1	B0		
PWMA_ARRL	FED3H		B4								
PWMB_ARRL	FEF3H		ARR1[7:0] ARR2[7:0]								

 $_{ARRn[7:0]}$: Low automatic reloading $^{8}\,$ Bit value ($_{n=A,B}$)

21.7.23 **Repeat counter register (**PWMx_RCR⁾

symbol	address	В7	B6	В5		В3	B2	B1	B0		
PWMA_RCR	FED4H		B4								
PWMB_RCR	FEF4H		REP1[7:0] REP2[7:0]								

 $_{REPn[7:0]}$: Repeat counter value ($_{n=A,B}$)

After the preload function is turned on, these bits allow the user to set the ratioThe update rate of the higher register (that is, it is transn

generated. Start Beanting, eachptingevour owill be generated and that would be contineed on the

Because the value is only overloaded when a periodic update event occurs, write to the register REP_CNT U_RC REP PWMn_RCR

Input to the current register); if an update interrupt is allowed, it will also affect the rate at which an update interrupt is

The new value entered will only take effect when the next periodic update event occurs. This means that in the pattern , PWM REP+1) Corresponds to: -In edge alignment mode , PWM The number of cycles;

-in the central symmetry mode , $_{\mbox{\tiny PWM}}\mbox{\it Number of half-cycles}$;

/Capture comparison register high 8 Bit (PWMx_CCR1H)

symbol	address	B7	B6	В5	- -	В3	B2	B1	B0
PWMA_CCR1H	FED5H		<u> </u>	<u> </u>	B4	<u> </u>	<u> </u>	£	<u> </u>
PWMB_CCR5H	FEF5H				CCR1[15:8] CCR5[15:8]			

:Capture/Relatively highCCRh[1Bijtnvalue (n=1,5)

if The channel is configured as aboutainst the current comparison value of the load (preload walkie). If in storage

CCRn If the preload function is not selected in the bit), the written value will be immediately transferred to the current regis CCR Device (ACAPE , this preload value is transmitted to the current capture onlynwhen an update event occurs/In the comparison register. The current capture on the port. ocn

 $_{CCn}$ Read)

^{if} The channel is configured as **Coputa**ins the counter value when the last input capture event occurred (at this time, this register CCRn °

21.7.24 Capture comparison register low 8 Bit (PWMx_CCR1L)

symbol	address	В7	B6	В5		В3	В2	B1	B0	
PWMA_CCR1L	FED6H		B4							
PWMB_CCR5L	FEF6H		CCR1[7:0] CCR5[7:0]							

 $_{\rm CCRn[7:0]}$:Capture comparison $_{\rm 8}$ The low value ($_{\rm n=1,5}$)

21.7.25 /Capture comparison register high 8 Bit (PWMx_CCR2H)

symbol	address	В7	B6	В5		В3	B2	B1	B0		
PWMA_CCR2H	FED7H		B4								
PWMB_CCR6H	FEF7H		CCR2[15:8] CCR6[15:8]								

 $_{CCRn[15:8]}$:Capture comparison n The height oBit value ($_{n=2,6}$)

21.7.26 /Capture comparison register low 8 Bit (PWMx_CCR2L)

symbol	address	B7	B6	В5		B3	B2	B1	B0		
PWMA_CCR2L	FED8H		B4								
PWMB_CCR6L	FEF8H		CCR2[7:0] CCR6[7:0]								

 $_{CCRn[7:0]}$:Capture comparisonⁿ $_{8}$ The low value ($_{n=2,6}$)

21.7.27 Capture comparison register high 8 Bit (PWMx_CCR3H)

symbol	address	B7	B6	В5	8	В3	B2	B1	B0
PWMA_CCR3H	FED9H	2	1	A A	B4				5
PWMB_CCR7H	FEF9H	1			CCR3[15:8] CCR7[15:8]			

CCRn[15:8] :Capture/Relatively high n 8 Bit value (n=3,7)

21.7.28 Capture comparison register low 8 Bit ($_{PWMx_CCR3L}$)

symbol	address	B7	B6	В5		B3	B2	B1	B0		
PWMA_CCR3L	FEDAH		B4								
PWMB_CCR7L	FEFAH		CCR3[7:0] CCR7[7:0]								

 $_{CCRn[7:0]}$:Capture comparisonⁿ ₈The low value ($_{n=3,7}$)

21.7.29 Capture comparison register high 8 Bit (PWMx_CCR4H)

symbol	address	В7	B6	В5	N	В3	B2	B1	B0
PWMA_CCR4H	FEDBH				B4				
PWMB_CCR8H	FEFBH	L			CCR4[15:8] CCR8[15:8]			

CCRn[15:8] :Capture/Relatively high n 8 Bit value (n=4,8)

21.7.30 Capture comparison register low 8 Bit ($_{PWMx CCR4L}$)

symbol	address	В7	B6	В5		B3	B2	B1	B0
PWMA_CCR4L	FEDCH		<u> </u>		B4	÷	<u> </u>	2	<u> </u>
PWMB_CCR8L	FEFCH				CCR4[7:0] CCR8[7:0]			

 $_{CCRn[7:0]}$:Capture comparisonⁿ ⁸ The low value ($_{n=4.8}$)

21.7.31 Brake register (PWMx_BKR)

symbol	address	B7	B6	В5	B4	В3	B2		B0
PWMA_BKR	FEDDH	MOEA	AOEA	ВКРА	BKEA	OSSRA	OSSIA	B1 LOCKA	1:0]
PWMB_BKR	FEFDH	MOEB	AOEB	ВКРВ	BKEB	OSSRB	OSSIB	LOCKB[1:0]	

MOEn : The main output is enabled. Once the brake input is valid, this bit is asynchromous Thelsettid by the hereit. Action diag to determine

Pieces are set or automatically set. It is only valid for channels configured as outputs. (11n=A,B)

⁰: Prohibited Output or force to idle state and OC OCN

1 : If the corresponding enable bit is set ($PWMn_CCERX$ Register of CCIE Bit), then enable^C and OCN output. AOEn: Automatic output is enabled ($_{n=A,B}$)

Can only be set by software ; $_{0.5 \text{ MOE}}$

1 : MOE

Or be automatically set in the next update event (if the brake input is invalid).

```
Note: Once it can be set by the software 1 Levin, the register LOCK
                                                                                        Bit) is set to, then the bit cannot be modified
_{\rm BKPn}: Brake input polarity ( _{\rm n=A,B} )
       <sup>0</sup> : The brake input is valid at low level
       1 : the brake input is valid at high level
       Note: once LOCK
                               Level (PWMn BKR
                                                            In the register LOCK
                                                                                        Bit) is set to<sup>1</sup>, then the bit cannot be modified
_{\rm RKEn}: The brake function is enabled ( _{\rm n=A~B} )
       _{0}: Disable brake input ( _{\rm BRK} )
       _{\scriptscriptstyle 1}: Turn on the brake input ( _{\scriptscriptstyle \rm BRK} )
       Note: once
                               Level (PWMn_BKR LOCK
                                                            In the register
                                                                                        Bit) is set to<sup>i</sup>, then the bit cannot be modified.
          : Select "off state" in operation mode. The position is
OSSRn
                                                                                    And it is valid when the channel is set to output ( n= A,B)
       ₀: When
                      When not working, it is forbidden by bococn octocn
                                                                                       Enable output signal =0^{1};
                                                            , first open
       _{1}: When Not working, once _{CCiF=1} Or
                                                                                          OC/OCN
                                                                                                       And outputs an invalid level, and then sets
           enable the output signal _1.
                               Level ( _{PWMn\_BKR\;LOCK}
                                                                                        Bit) is set to<sup>2</sup>, then the bit cannot be modified.
       Note: once
                                                            In the register
         : Select "off state" in idle mode. The position is
OSSIn
                                                                                  And it is valid when the channel is set to output. n= A,B)
                                                               \textbf{Output} \ \textbf{(}_{OC/OCN}
       0: When mot working, when not OC/OCN
                                                                                      Enable output signal =0^{1};
       1^{: \text{When}} working is prohibited, once the CCiE=1
                                                              or _{CCiNE=1} ,
                                                                                   OC/OCN
                                                                                                 First output its idle level, and then OC/OCN
           output signal is enabled =1°
       Note: once LOCK
                               Level (PWMn BKR
                                                            In the register LOCK
                                                                                        Bit) is set to<sup>2</sup>, then the bit cannot be modified.
```

- 787 -

LOCKn[1:0]	Protection level	Protect content
00	Unprotected	Register without write protection
01	lock level 1	The BKE, BKP, and AOE bits of the PWMn_BKR
		register cannot be written, and the OISI bits of the
10	Lock level 2	PWMn_OISR register cannot be written to everyone in lock level
		1, nor can they be written to the CC polarity bits and the OSSR/OSSI
11	Lock level 3	bits cannot be written to everyone in lock level 2,
		nor can they be written to the CC control bits.

: Lock settings. The write protection measures provided by this bit to prevent software errors (LOCKn[1:0] n=A,B)

note : Due to BKE' BKP' AOE' OSSR' OSSI They must be set when registering.

Bits can be locked (depends on So write the bit for the first time)

21.7.32 Dead zone register (PWMx_DTR)

symbol	address	В7	B6	В5		B3	B2	B1	B0
PWMA_DTR	FEDEH				B4				
PWMB_DTR	FEFEH	2			DTGA[7:0] DTGB[7:0]			

: Dead zone generator setting^{BD}TGn[7:0]

These bits define the duration of the dead zone between insertion and output: Clock pulse)

DTGn[7:5]	Dead time
000	
001	DTGn[7:0] * t
010	
011	
100	
101	- (64 + DIGn[6:0]) ^ 2 ^ t_{correc}
110	(32 + DTGn[5:0]) * 8 * t _{«»}
111	(32 + DTGn[4:0]) * 16 * t _{∞∞}

21.7.33 Output idle status register (PWMx_OISR)

symbol	address	В7	B6	B5	B4	В3	B2	B1	B0
PWMA_OISR	FEDFH	OIS4N	OIS4	OIS3N	OIS3	OIS2N	OIS2	OIS1N	OIS1
PWMB_OISR	FEFFH		OIS8	-	OIS7		OIS6	-	OIS5
_{OIS8} : When idle		Output leve	loc8					à	
_{OIS7} : When idle	Øutpu	t level							
_{OIS6} : When idle	Qutpu	t level							
_{OIS5} : When idle	Qutpu	t level							
_{OIS4N} : When idle		Output	leveloc4N						
_{OIS4} : When idle	ocOutp	out level							
_{OIS3N} : When idle		Output	leveloc3N						
_{OIS3} : When idle	ocOutp	out level							
_{OIS2N} : When idle		Output	leveloc2N						
_{OIS2} : When idle	ocOutp	out level							
_{OIS1N} : When idle		Output	level						
₀ : When _{MOE=0}	OC1N			OC1N=0;					
$_1:$ When $$_{MOE=0}$$	When,	it is after a	dead time,	OC1N=1°					
_{OIS1} : When idle	when,	<u>Ö</u> J IPA H E VE	dead time,						
$_0$: When $_{MOE=0}$	When,	if ocin	If enabled	, after a deac	d zone , od	C1=0 [;]			
$_1$: When $_{MOE=0}$	When,	if ocin	If enabled	, after a deac	d zone, _{oc}	[]=1∘			

21.8 Sample program

21.8.1 Six steps PWM Drive brushless DC motor(with HALL)



typedef struct TIM1_struct

od in

volatile unsigned char CR1;	/*! < control register 1 */
volatile unsigned char CR2;	/*! < control register 2 */
volatile unsigned char SMCR;	/*! < Synchro mode control register */
volatile unsigned char ETR;	/*! < external trigger register */
volatile unsigned char IER;	/*! < interrupt enable register*/
volatile unsigned char SR1;	/*! < status register 1 */
volatile unsigned char SR2;	/*! < status register 2 */
volatile unsigned char EGR;	/*! < event generation register */
volatile unsigned char CCMR1;	/*! < CC mode register 1 */
volatile unsigned char CCMR2;	/*! < CC mode register 2 */
volatile unsigned char CCMR3;	/*! < CC mode register 3 */
volatile unsigned char CCMR4;	/*! < CC mode register 4 */
volatile unsigned char CCER1;	/*! < CC enable register 1 */
volatile unsigned char CCER2;	/*! < CC enable register 2 */
volatile unsigned char CNTRH;	/*! < counter high */
volatile unsigned char CNTRL;	/*! < counter low */

u16;

STC12H Series of technical mar@failsial websitev.STCAL.com

volatile unsigned char PSCRH; volatile unsigned char PSCRL; volatile unsigned char ARRH; volatile unsigned char ARRL; volatile unsigned char RCR; volatile unsigned char CCR1H; volatile unsigned char CCR1L; volatile unsigned char CCR2H; volatile unsigned char CCR2L; volatile unsigned char CCR3H; volatile unsigned char CCR3L; volatile unsigned char CCR4H; volatile unsigned char CCR4L; volatile unsigned char BKR; volatile unsigned char DTR; volatile unsigned char OISR;

/*! < prescaler high */
/*! < prescaler low */
/*! < auto-reload register high */
/*! < auto-reload register low */
/*! < Repetition Counter register */
/*! < capture/compare register 1 high */
/*! < capture/compare register 1 low */
/*! < capture/compare register 2 high */
/*! < capture/compare register 2 low */
/*! < capture/compare register 3 high */
/*! < capture/compare register 3 low */
/*! < capture/compare register 3 high */
/*! < capture/compare register 3 low */
/*! < Break Register */
/*! < dead-time register */

Technical support 19864585985

 $Car gauge_{MCU}$ Design company

/*! < Output idle register */

}TIM1_TypeDef;

#define	TIM1_BaseAddress		0xFEC0
#define	TIM2_BaseAddress		0xFEE0
#define	TIM1		((TIM1 TypeDef xdata*) TIM1 BaseAddress)
#define	TIM2		((TIM1_TypeDef xdata*) TIM2_BaseAddress)
#daGu a	DWMA ETDDC		(*(unsigned shan valatile valate *) (vEED0)
#define	PWMA_EIKES		(*(unsigned char volatile xdata *) 0xFEB0)
#define	PWMA PS		(*(unsigned char volatile xdata *) 0xFEB2)
#define	PWMB ENO		(*(unsigned char volatile xdata *) 0xFEB5)
#define	- PWMB PS		(*(unsigned char volatile xdata *) 0xFEB6)
	-		
sfr	ADC_CONTR	=	0xbc;
sfr	ADC_RES	=	0xbd;
sfr	ADC_RESL	=	0xbe;
sfr	ADCCFG	=	0xde;
sfr	CMPCR1	=	0xe6;
sfr	CMPCR2	=	0xe7;
	Patra		
sjr	POMO	=	0.22
sfr	POMI	=	0x93;
sfr	<i>P1M0</i>	=	0x92;
sfr	<i>P1M1</i>	=	0x91;
sfr	<i>P2M0</i>	=	0x96;
sfr	P2M1	=	0x95;
sfr	РЗМО	=	0xb2;
sfr	P3M1	=	0xb1;
sfr	P5M0	=	0xca;
sfr	P5M1	=	<i>0xc9</i> ;
sfr	P5	=	0xc8;
sfr	P_SW2	=	0xba;
	P 44		P040
sbit	P00	=	P0^0;
solt	P01	-	<i>PU-1;</i>
sbit	P02	=	<i>P0^2;</i>
sbit	P05	=	P0^3;
sbit	<i>P04</i>	=	<i>P0^4;</i>
sbit	<i>P05</i>	=	<i>P0^5;</i>
sbit	P06	=	<i>P0^6;</i>
sbit	P0 7	=	<i>P0^7;</i>

Shenzhen Guoxin Artificial Intelligence Coomlastic distributor phone:numbers

sbit	<i>P10</i>	=	<i>P1^0;</i>	
sbit	P11	-	P1^1;	
sbit	P12	-	P1^2;	
sbit	P13	=	<i>P1^3;</i>	
sbit	P14	=	P1^4;	
sbit	P15	=	P1^5;	
sbit	P16	=	P1^6;	
sbit	P17	=	P1^7;	
sbit	P20	=	P2^0;	
sbit	P21	-	<i>P2^1;</i>	
sbit	P22	=	<i>P</i> 2^2;	
SDI	P23	=	P2^3;	
sbit	P24	=	P2^4;	
SDI	P25	=	P2^5;	
SDI	P26	=	P2^6;	
SDII	P2/	=	P2^/;	
sbit	P30	=	<i>P3^0;</i>	
sbit	P31	=	P3^1;	
sbit	P32	=	P3^2;	
sbit	P33	=	P3^3;	
sbit	P34	=	P3^4;	
sbit	P35	=	P3^5;	
sbit	P36	=	P3^6;	
sbit	P37	=	P3^7;	
ahit	D 50	_	B 5 \ 0.	
sbu	P51	-	F 5 ∩ 0;	
sbit	P57	2	D5∧2.	
sbit	P53	_	P 5∧3.	
sbit	P54	_	P5^4.	
shit	P55	_	P5^5.	
#define	TRUE			
#define	FALSE		0	
#define	RV09_CH		6	
#define	TIM1_Period		<i>((u16)0x0180)</i>	
#define	TIM1_STPulse		((u16)342)	
#define	START		0x1A	
#define	RUN		0x1B	
#define	STOP		0x1C	
#define	IDLE		0x1D	
#define	TIM1_OCMODE_MASK			((u8)0x70)
#define	TIM1_OCCE_ENABLE			((u8)0x80)
#define	TIM1_OCCE_DISABLE			((u8)0x00)
#define	TIM1_OCMODE_TIMING			((u8)0x00)
#define	TIM1_OCMODE_ACTIVE			((u8)0x10)
#define	TIM1_OCMODE_INACTIVE			((u8)0x20)
#define	TIM1_OCMODE_TOGGLE			((u8)0x30)
#define	TIM1_FORCE_INACTIVE			((u8)0x40)
#define	TIM1_FORCE_ACTIVE			((u8)0x50)
#define	TIM1_OCMODE_PWMA			((u8)0x60)
#define	TIM1_OCMODE_PWMB			((u8)0x70)
#define	CC1_POLARITY_HIGH			((u8)0x02)

Selection consultant 13922805190

			((0)0,00)	
#aejine	CCIN_POLARITI_HIGH		((118)0208)	
#aejine	CC2_POLARITY_HIGH		((118)0x20)	
#define	CC2N_POLARITY_HIGH		((u8)0x80)	
#aejine	CCI_POLARITY_LOW		((<i>u</i>)~0x02)	
#aejine	CCIN_POLARITY_LOW		((u8)~0x08) ((u8)~0x28)	
#define	CC2_POLARITY_LOW		((<i>u8</i>)~0x20)	
#define	CC2N_POLARITY_LOW		((u8)~0x80)	
#define	CCI_OCENABLE		((u8)0x01)	
#define	CCIN_OCENABLE		((u8)0x04)	
#define	CC2_OCENABLE		((u8)0x10)	
#define	CC2N_OCENABLE		<i>((u8)0x40)</i>	
#define	CC1_OCDISABLE		((u8)~0x01)	
#define	CC1N_OCDISABLE		((u8)~0x04)	
#define	CC2_OCDISABLE		((u8)~0x10)	
#define	CC2N_OCDISABLE		((u8)~0x40)	
#define	CC3_POLARITY_HIGH		<i>((u8)0x02)</i>	
#define	CC3N_POLARITY_HIGH		<i>((u8)0x08)</i>	
#define	CC4_POLARITY_HIGH		<i>((u8)0x20)</i>	
#define	CC4N_POLARITY_HIGH		<i>((u8)0x80)</i>	
#define	CC3_POLARITY_LOW		((u8)~0x02)	
#define	CC3N_POLARITY_LOW		((u8)~0x08)	
#define	CC4_POLARITY_LOW		((u8)~0x20)	
#define	CC4N_POLARITY_LOW		((u8)~0x80)	
#define	CC3_OCENABLE		((u8)0x01)	
#define	CC3N_OCENABLE		<i>((u8)0x04)</i>	
#define	CC4_OCENABLE		((u8)0x10)	
#define	CC4N_OCENABLE		((u8)0x40)	
#define	CC3_OCDISABLE		((u8)~0x01)	
#define	CC3N_OCDISABLE		((u8)~0x04)	
#define	CC4_OCDISABLE		((u8)~0x10)	
#define	CC4N_OCDISABLE		((u8)~0x40)	
void LED O	1/7/49-84-			// ED
void LED_O	UT(u8 X);			//LED
void LED_O	UT(u8 X); rr code LED_0F[] =			//LED
void LED_O unsigned cha	UT(u8 X); rr code LED_0F[] =			//LED
void LED_O unsigned cha { 0x	UT(u8 X); rr code LED_0F[] = rC0,0xF9,0x44,0xB0,			//LED
void LED_O unsigned cha { Qx Qx	UT(u8 X); rr code LED_0F[] = :C0,0xF9,0xA4,0xB0, :99,0x92,0x82,0xF8,			//LED
void LED_O unsigned cha { 0x 0x 0x 0x	UT(u8 X); r code LED_0F[] = :C0,0xF9,0xA4,0xB0, :99,0x92,0x82,0xF8, :80,0x90,0x8C,0xBF,			//LED
void LED_O unsigned cha { 0x 0x 0x 0x 0x	UT(u8 X); rr code LED_0F[] = cC0,0xF9,0xA4,0xB0, c99,0x92,0x82,0xF8, s80,0x90,0x8C,0xBF; cC6,0xA1,0x86,0xFF;			//LED
void LED_O unsigned cha { 03 03 03 03 04	UT(u8 X); r code LED_0F[] = :C0,0xF9,0xA4,0xB0, :99,0x92,0x82,0xF8, :80,0x90,0x8C,0xBF, :C6,0xA1,0x86,0xFF, ibf			//LED
void LED_O unsigned cha { 0x 0x 0x 0x 0x 0x 0x 0x	UT(u8 X); r code LED_0F[] = :C0,0xF9,0x44,0xB0, :99,0x92,0x82,0xF8, :80,0x90,0x8C,0xBF, :C6,0xA1,0x86,0xFF, :bf			//LED
void LED_O unsigned cha { 0x 0x 0x 0x 0x 0x 0x 0x 0x 0x 0x 0x 0x	UT(u8 X); rr code LED_0F[] = :C0,0xF9,0x44,0xB0, :99,0x92,0x82,0xF8, :80,0x90,0x8C,0xBF; :C6,0x41,0x86,0xFF; bf	123		//LED
void LED_O unsigned cha { 0x 0x 0x 0x 0x 0x 0x 0x 0x 0x 0x 0x 0x	UT(u8 X); r code LED_0F[] = :C0,0xF9,0xA4,0xB0, :99,0x92,0x82,0xF8, :80,0x90,0x8C,0xBF, :C6,0xA1,0x86,0xFF; :bf DIO RCLK	P23 P24		//LED //Set // Clo

Single-byte serial shift function

"Serial data input

// Clock pulse signal-valid on the rising edge

// Incoming signal----The rising edge is valid

void DelayXms(unsigned char delayTime); unsigned int ADC_Convert(u& ch); void PWM_Init(void); void SPEED_ADJ(); unsigned char RD_HALL(); void MOTOR_START(); void MOTOR_STOP(); unsigned char KEY_detect();

void LED4_Display (unsigned int dat, unsigned char num);

unsigned char Display_num=1;

Selection consultant₁₃₉₂₂₈₀₅₁₉₀

unsigned int Display_dat=0;	
unsigned int Motor_speed;	
unsigned char Motor_sta = IDLE;	
unsigned char BRK_occur=0;	
unsigned int TIM2_CAP1_v=0;	
unsigned int CAP1_avg=0;	
unsigned char CAP1_cnt=0;	
unsigned long CAP1_sum=0;	
void main(void)	
1	
$P_SW2 = 0x80;$	
P1 = 0x00;	
<i>P0M1 = 0x0C;</i>	
P0M0 = 0x01;	
PIMI = 0xc0;	
$r_{1M0} = 0xSr;$ $p_{2M1} = 0 = 0.00$	
P2MI = 0X00; P2X(0 - 0-39).	
P3MI = 0x28;	
P3M0 = 0x00;	
ET0=1:	
TR0=1;	
(BCCEC - 4.44	
ADCUPG = 0x00;	
PWMA_ENO = 0x3F;	//PWMA Output enable
$PWMB_ENO = 0x00;$	//PWMB output enable
$PWMA_PS = 0x00;$	//PWMA pin Choose
$PWMB_PS = 0xd5;$	//PWMB pin choose
Output comparison mode <i>PWMx_duty=[CCRx/(ARR + 1)]*100</i>	
/************////////////////////////	
Time base unit	
<i>TIM2-> PSCRL = 15;</i>	
TIM2 -> ARRH = 0xff;	✓ Automatic reloading of registers;ecountersoint
$TIM2 \rightarrow ARRL = 0xff;$	
$TIM2 \sim CCR4H = 0x00;$ $TIM2 \sim CCR4H = 0x05;$	
$IIII_{2} \sim CCR4L = 0.005,$	
Channel configuration	
	Channel mode configuration
TIM2 > CCMR1 = 0x43; $TIM2 > CCMR2 = 0x41;$	onamer mode comiguration
$TIM_{2} \sim CCMR_{2} = 0x41;$ $TIM_{2} \sim CCMR_{3} = 0x41;$	
$TIM2 \rightarrow CCMR4 = 0x70;$	
$TIM2 \rightarrow CCER1 = 0x11;$	
<i>TIM2-> CCER2 = 0x11;</i>	
Mode configuration	
$TIM2 -> CR2 = \theta x f \theta;$	
$TIM2 \rightarrow CR1 = \theta x 81;$	
<i>TIM2-> SMCR = 0x44;</i>	
Enable interrupt configuration	

- 794 -

STC12H S	eries of technical marQffaisial websitev.STCAL.com	Car gauge MCU Design compa	any .Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
16			Main output analysis	
TIM2	> BKR = 0x80; $> JFR = 0x02;$	//	Enable interrunt	
11.02	~ 1LA ~ 0.02,	//	Enable interrupt	
/*************P	WMA Control motor commutation			
Time	base unit///////			
TIMI	-> <i>PSCRH</i> = 0x00;	//	Prescaler register	
TIM1-> PSCRL	= 0x00;			
TIM1-> ARRH =	(u8)(TIM1 Period >> 8);			
TIM1-> ARRL =	(u8)(TIM1 Period):			
Chan	nel configuration			
			Channel mode configuration	
TIM1	> CCMR1 = 0x70;	//	Channel mode configuration	
TIMI TIMI	> CCMR2 = 0x70; $> CCMR2 = 0x70;$			
TIMI	<pre>>CCER1 = 0x11;</pre>	//	Configure channel output enable and p	olarity
TIMI	> CCER2 = 0x01;	//	Configure channel output enable and p	olarity
TIMI	> OISR = 0xAA;	//	configuration Output level of each cha	nnel at the time
			-	
Mode	e configuration			
<i>TIM1-> CR1 = 0</i> .	x40;			
<i>TIM1-> CR2 = 0.</i>	x24;			
TIM1-> SMCR =	0x20:			
Enab	le interrupt configuration			
	å.			
TIM1 TIM1	$> BKR = 0 \times 1c;$		Enable counter	
EA =	l:			
while	(1)			
t				
	P22=~P22;			
	Display_dat = Motor_speed;		Motor_speed	
	switch(Motor_sta)			
	case START:			
	MOTOR_START(); Mator_sta = RUN:			
	break;			
	case RUN:			
	SPEED ADJ();			
	if((KEY_detect() == 2) (BRK_occur == TRUE))			
	Motor_sta = STOP;			
	break;			
	case STOP:			
	MOTOR_STOP();			
	Motor_sta = IDLE;			
	break; case IDLE:			
	intervention () = 1			
	y(nL)_uere()==)			
	Motor_sta = START; RRK_occur = F41 SF			
	Motor_speed = 0;			
	$CAP1_avg = 0;$			
	CAP1_cnt = 0;			
	CAP1_sum = 0;			
	break;			
	1			

Selection consultant 13922805190

```
<u>}</u>
```

void TIM0_ISR() interrupt 1

{

1

TH0=0xf0;

- if(Display_num>8)
- Display_num=1;
- LED4_Display(Display_dat,Display_num); Display_num=(Display_num<<1);

1

void PWMA_ISR() interrupt 26

£

- if((TIM1->SR1 & 0x20)) {
 - - switch(RD_HALL())

{ case 3:

- TIMI-> CCMR3 &= ~TIMI_OCMODE_MASK; TIMI-> CCMR3 |= TIMI_FORCE_INACTIVE; TIMI-> CCMR1 &= ~TIMI_OCMODE_MASK;
- TIM1-> CCMR1 |= TIM1_OCMODE_PWMB; break;
- case 2:
- TIMI-> CCER1 &= CC2N_POLARITY_LOW; TIMI-> CCER2 |= CC3N_POLARITY_HIGH; break;
- case 6:
- TIMI-> CCMRI &= -TIMI_OCMODE_MASK; TIMI-> CCMRI |= TIMI_FORCE_INACTIVE; TIMI-> CCMR2 &= -TIMI_OCMODE_MASK; TIMI-> CCMR2 |= TIMI_OCMODE_PWMB; break;
- case 4:
- TIMI-> CCER1 |= CCIN_POLARITY_HIGH; TIMI-> CCER2 &= CC3N_POLARITY_LOW; break; case 5:
- TIMI-> CCMR2 &= ~TIMI_OCMODE_MASK; TIMI-> CCMR2 |= TIMI_FORCE_INACTIVE; TIMI-> CCMR3 &= ~TIMI_OCMODE_MASK; TIMI-> CCMR3 |= TIMI_OCMODE_PWMB; break:
- case 1:
 - TIMI-> CCER1 &= CCIN_POLARITY_LOW; TIMI-> CCER1 |= CC2N_POLARITY_HIGH; break;
- 1
- CAPI_sum += TIM2_CAPI_v; CAPI_ent++; if(CAPI_ent==128) { CAPI_ent=0; CAPI_avg = (CAPI_sum>>7); CAPI_sum = 0; Motor_speed = 5000000/CAPI_avg;

1

- 796 -

Clear

//BRK

_/Clear

Selection consultant 13922805190

TIM1->SR1 &=~0x20; } if((TIM1->SR1 & 0x80)) {

BRK occur = TRUE;

TIM1->SR1 &=~0x80;

1 1

void PWMB_ISR() interrupt 27

{

if((TIM2->SR1 & 0x02)) 1

TIM2_CAP1_v = TIM2-> CCR1H;

TIM2_CAP1_v = (*TIM2_CAP1_v*<<8) + *TIM2-> CCR1L*;

TIM2->SR1 &=~0x02;

1

}

void DelayXus(unsigned char delayTime)

1

int i = 0;

- while(delayTime--)
- 1
- for(i = 0 ; i < 1 ; i++);
- 3
- 1

void DelayXms(unsigned char delayTime)

- 1

 - int i = 0;
 - while(delayTime--)
 - {
- for(i = 0 ; i < 2 ; i++)
- 1
- DelayXus(100);
- 1
- 3 3

unsigned int ADC_Convert(u8 ch)

- {
- u16 res=0;

 - ADC_CONTR &= $\sim \theta x \theta f;$
 - $ADC_CONTR \models ch;$
 - $ADC_CONTR \models \theta x 4 \theta;$
 - DelayXus(1);
 - while (! (ADC_CONTR & 0x20));
 - $ADC_CONTR \&= \sim 0x20;$
 - res = ADC_RES;
 - res = (res<<2)+(ADC_RESL>>6);
 - return res;

1

- void SPEED_ADJ()
- 1
- Shenzhen Guoxin Artificial Intelligence Co., Ltd. Domestic distributor ophone:numbers

- 797 -

_.Technical support₁₉₈₆₄₅₈₅₉₈₅

u16 ADC_result;

- ADC_result = (ADC_Convert(RV09_CH)/3); TIM1-> CCR1H = (u8)(ADC_result >> 8);
- TIM1-> CCR1L = (u8)(ADC_result);
- TIM1-> CCR2H = (u8)(ADC_result >> 8);
- $TIM1 \rightarrow CCR2L = (u8)(ADC result);$
- *TIM1-> CCR3H = (u8)(ADC result >> 8);*
- TIM1-> CCR3L = (u8)(ADC_result);
- 1

unsigned char RD_HALL()

- · ·
 - unsigned char Hall_sta = 0;
 - (P17)? (Hall_sta=0x01) ; (Hall_sta&=~0x01);
 - (P54)? (Hall sta|=0x02) : (Hall sta&=~0x02);
 - (P33)? (Hall sta|=0x04) : (Hall sta&=~0x04);
- return Hall_sta;
- 1

void MOTOR_START()

- 1
 - u16 temp;
 - u16 ADC_result;
 - TIMI-> CCR1H = (u8)(TIM1_STPulse>> 8); TIMI-> CCR1L = (u8)(TIM1_STPulse); TIMI-> CCR2H = (u8)(TIM1_STPulse>> 8); TIMI-> CCR2L = (u8)(TIM1_STPulse); TIMI-> CCR3H = (u8)(TIM1_STPulse); TIMI-> CCR3L = (u8)(TIM1_STPulse); TIMI-> BKR |= 0x80; TIMI-> IER |= 0x40;

switch(RD_HALL())

{ case 1:

TIMI> CCERI &= CCIN_POLARITY_LOW; TIMI> CCERI |= CC2N_POLARITY_HIGH; TIMI> CCER2 &= CC3N_POLARITY_LOW; TIMI> CCMR3 &= ~TIMI_OCMODE_MASK; TIMI> CCMR3 |= TIMI_FORCE_INACTIVE; TIMI> CCMR2 |= TIMI_OCMODE_MASK; TIMI> CCMR1 &= ~TIMI_OCMODE_MASK; TIMI> CCMR1 |= TIMI_OCMODE_PWMB;

break; case 3:

TIMI-> CCMR3 &= -TIMI_OCMODE_MASK; TIMI-> CCMR3 |= TIMI_FORCE_INACTIVE; TIMI-> CCMR2 &= -TIMI_OCMODE_MASK; TIMI-> CCMR2 |= TIMI_FORCE_INACTIVE; TIMI-> CCMRI &= -TIMI_OCMODE_MASK; TIMI-> CCMRI |= TIMI_OCMODE_PWMB; TIMI-> CCERI &= CCIN_POLARITY_LOW; TIMI-> CCERI &= CC2N_POLARITY_LOW; TIMI-> CCERI &= CC2N_POLARITY_LOW;

TIM1-> CCER2 |= CC3N_POLARITY_HIGH;

Shenzhen Guoxin Artificial Intelligence Co., Ltd. Domestic distributor Phone number

"Counter comparison value

 $\ensuremath{^{/\!/}}$ The main output is enabled, which is equivalent to the main switch <code>______Enable</code> interrupt

- 798 -

Car gauge MCU Design company

Technical support 19864585985

Selection consultant₁₃₉₂₂₈₀₅₁₉₀

case 2:

break:

TIMI-> CCERI &= CCIN_POLARITY_LOW; TIMI-> CCERI &= CC2N_POLARITY_LOW; TIMI-> CCER2 |= CC3N_POLARITY_HIGH; TIMI-> CCMRI &= -TIMI_OCMODE_MASK; TIMI-> CCMR2 &= -TIMI_OCMODE_MASK; TIMI-> CCMR2 |= TIMI_OCMODE_MASK; TIMI-> CCMR3 &= -TIMI_OCMODE_MASK; TIMI-> CCMR3 &= -TIMI_FORCE_INACTIVE; break;

case 6:

TIMI-> CCMR1 &= -TIMI_OCMODE_MASK; TIMI-> CCMR1 |= TIMI_FORCE_INACTIVE; TIMI-> CCMR2 &= -TIMI_OCMODE_MASK; TIMI-> CCMR2 |= TIMI_OCMODE_PWMB; TIMI-> CCMR3 &= -TIMI_OCMODE_MASK; TIMI-> CCMR3 |= TIMI_FORCE_INACTIVE; TIMI-> CCER1 |= CCIN_POLARITY_LOW; TIMI-> CCER2 &= CC3N_POLARITY_LOW; break;

case 4: TIMI-> CCER1 |= CCIN_POLARITY_HIGH:

TIMI> CCERI &= CC2N_POLARITY_LOW; TIMI> CCER2 &= CC3N_POLARITY_LOW; TIMI> CCMRI &= -TIMI_OCMODE_MASK; TIMI> CCMRI |= TIMI_FORCE_INACTIVE; TIMI> CCMR2 &= -TIMI_OCMODE_MASK; TIMI> CCMR3 &= -TIMI_OCMODE_MASK; TIMI> CCMR3 &= -TIMI_OCMODE_MASK; TIMI> CCMR3 |= TIMI_OCMODE_PWMB; break; case 5:

> TIMI-> CCMRI &= ~TIMI_OCMODE_MASK; TIMI-> CCMRI |= TIMI_FORCE_INACTIVE; TIMI-> CCMR2 &= ~TIMI_OCMODE_MASK;

TIMI-> CCMR2 |= TIM1_FORCE_INACTIVE; TIM1-> CCMR3 &= ~TIM1_OCMODE_MASK;

TIMI-> CCMR3 |= TIMI_OCMODE_PWMB; TIMI-> CCERI &= CCIN_POLARITY_LOW; TIMI-> CCERI |= CC2N_POLARITY_HIGH; TIMI-> CCER2 &= CC3N_POLARITY_LOW; break;

ADC_result = (ADC_Convert(RV09_CH)/3);

1

1

for(temp = TIM1_STPulse; temp > ADC_result; temp--)
{

TIM1-> CCR1H = (u8)(temp >> 8);

- *TIM1-> CCR1L = (u8)(temp);*
- *TIM1-> CCR2H = (u8)(temp >> 8);*
- *TIM1-> CCR2L = (u8)(temp);*
- TIM1-> CCR3H = (u8)(temp >> 8);
- *TIM1-> CCR3L = (u8)(temp);*
- DelayXms(10);
- Shenzhen Guoxin Artificial Intelligence Co., Ltd.

Counter comparison value

Go to the pure technology exchange forum - 799 -

Selection consultant₁₃₉₂₂₈₀₅₁₉₀

void MOI	'OR_STOP()
£	
	<i>TIMI-> BKR &= ~0x80;</i>
	<i>TIM1-> IER &= ~0x40;</i>
)	
void LED	4_Display (u16 dat,u8 num)
ł.	
	switch(num)
	case 0x01:
	LED OUT(LED 0F((dat/1)%10));
	<i>LED_OUT(0x01);</i>
	<i>RCLK</i> = 0;
	<i>RCLK</i> = 1;
	break;
	case 0x02:
	LED_OUT(LED_0F[(dat/10)%10]
	<i>LED_OUT(0x02);</i>
	<i>RCLK</i> = 0;
	RCLK = 1;
	urean, case 0x04:
	LED_0U1(LED_0F](daw100)%10]); LED_0U17(0x04):
	RCLK = 0;
	<i>RCLK</i> = 1;
	break;
	case 0x08:
LED_OU	T(LED_0F[(dat/1000)%10]);
LED_OU	Τ(θχθ8);
RCLK = 0	
RCLK = 1	
break;	
1	
void LED	OUT(u8 X)
1	
	u8 i;
	for(i=8;i>=1;i)
if (X&0x8	0) DIO=1;
else DIO=	0;
X<<=1;	
SCLK = 0	
SCLK = I	
,	<i>)</i>
f unsignad	char KEV_detect()
signett	
e .	
	if(! P03) /
	• ••••• (
DelayXm :	(10);
if(! P02)	

{

- 800 -

0);			

21.8.2 BLDC Brush

Brushless DC motor drive(none HALL)



c Language code

The test operating frequency is

This routine implements the following/functionsofisteautontoe graupel control without hall

This routine is ofify?applicabletor iš4// motor operation under no load conditions

#include "reg51. h"		
#include "intrins. h"		
#include "reg51. h"		
typedef unsig	gned char	u8;
typedef unsigned int		u16;

typedef struct TIM1_struct

Shenzhen Guoxin Artificial Intelligence Coontestic distributor phone numbers
STC12H

-{

volatile unsigned char CR1; volatile unsigned char CR2; volatile unsigned char SMCR; volatile unsigned char ETR; volatile unsigned char IER; volatile unsigned char SR1; volatile unsigned char SR2; volatile unsigned char EGR; volatile unsigned char CCMR1; volatile unsigned char CCMR2; volatile unsigned char CCMR3; volatile unsigned char CCMR4; volatile unsigned char CCER1; volatile unsigned char CCER2; volatile unsigned char CNTRH; volatile unsigned char CNTRL; volatile unsigned char PSCRH; volatile unsigned char PSCRL; volatile unsigned char ARRH; volatile unsigned char ARRL; volatile unsigned char RCR; volatile unsigned char CCR1H; volatile unsigned char CCR1L; volatile unsigned char CCR2H; volatile unsigned char CCR2L; volatile unsigned char CCR3H; olatile unsigned char CCR3L; olatile unsigned char CCR4H; volatile unsigned char CCR4L; volatile unsigned char BKR; volatile unsigned char DTR; volatile unsigned char OISR;

}TIM1_TypeDef;

#define	TIM1_BaseAddress		0xFEC0
#define	TIM2_BaseAddress		0xFEE0
#define	TIM1		((TIM1_TypeDef xdata*) TIM1_BaseAddress)
#define	TIM2		((TIM1_TypeDef xdata*) TIM2_BaseAddress)
#define	PWMA_ETRPS		(*(unsigned char volatile xdata *) 0xFEB0)
#define	PWMA_ENO		(*(unsigned char volatile xdata *) 0xFEB1)
#define	PWMA_PS		(*(unsigned char volatile xdata *) 0xFEB2)
#define	PWMB_ENO		(*(unsigned char volatile xdata *) 0xFEB5)
#define	PWMB_PS		(*(unsigned char volatile xdata *) 0xFEB6)
sfr	ADC_CONTR	=	0xbc;
sfr	ADC_RES	=	0xbd;
sfr	ADC_RESL	=	0xbe;
sfr	ADCCFG	=	0xde;
sfr	CMPCR1	=	0xe6;
sfr	CMPCR2	=	0xe7;
sfr	AUXR	=	0x8e;
sfr	P0M0	=	0x94;
sfr	P0M1	-	0x93;
sfr	PIMO	=	0x92:
×			···· *

/*! < control register 1 */
/*! < control register 2 */
/*! < Synchro mode control register */
/*! < external trigger register */
/*! < interrupt enable register*/
/*! < status register 1 */
/*! < status register 2 */
/*! < event generation register */
/*! < CC mode register 1 */
/*! < CC mode register 2 */
/*! < CC mode register 3 */
/*! < CC mode register 4 */
/*! < CC enable register 1 */
/*! < CC enable register 2 */
/*! < counter high */
/*! < counter low */
/*! < prescaler high */
/*! < prescaler low */
/*! < auto-reload register high */
/*! < auto-reload register low */
/*! < Repetition Counter register */
/*! < capture/compare register 1 high */
/*! < capture/compare register 1 low */
/*! < capture/compare register 2 high */
/*! < capture/compare register 2 low */
/*! < capture/compare register 3 high */
/*! < capture/compare register 3 low */
/*! < capture/compare register 3 high */
/*! < capture/compare register 3 low */
/*! < Break Register */
/*! < dead-time register */
/*! < Output idle register */

- 802 -

sfr	PIM1	_	0x91.
sfr	P2M0	_	0x96;
sfr	P2M1	-	0x95;
sfr	<i>P3M0</i>	=	0xb2;
sfr	P3M1	=	0xb1;
sfr	P5M0	=	0xca;
sfr	P5M1	=	0xc9;
sfr	P5	=	0xc8;
sfr	P_SW2	=	0xba;
ahit	B 00	_	B 0^0.
sbit	P00	-	P0^0;
sbu	P02	_	P0^1;
sbit	P03	2	P0^3·
shit	P04	_	P0^4·
shit	P05	_	P0^5·
shit	P06	_	P0^6:
sbit	P07	_	P0^7;
			,
sbit	P10	=	<i>P1^0;</i>
sbit	P11	=	P1^1;
sbit	P12	=	P1^2;
sbit	P13	=	P1^3;
sbit	P14	=	P1^4;
sbit	P15	=	P1^5;
sbit	P16	=	P1^6;
sbit	P17	=	P1^7;
sbit	P20	=	P2^0;
sbit	P21	=	P2^1;
sbit	P22	=	P2^2;
sbit	P23	=	P2^3;
sbit	P24	=	P2^4;
sbit	P25	=	P2^5;
sbit	P26	=	P2^6;
sbit	P 27	=	P2^7;
sbit	P30	_	<i>P3^0</i> ;
sbit	P31	=	P3^1;
sbit	P32	=	P3^2;
sbit	P33	=	P3^3;
sbit	P34	=	P3^4;
sbit	P35	-	P3^5;
sbit	P36	=	P3^6;
sbit	P3 7	=	P3^7;
ahit	B 50	_	B 5\0.
sbu	P51	_	P5^1.
sou	P52	_	P5^2.
sbit	P53	_	P5^3:
sbit	P54	_	P5^4:
sbit	P55	_	P5^5;
	-		
HdaGu -	TRUE		
#define	FALSE		1 0
ingen f			
#define	RV09 CH		6
			-
#define	TIM1 Period		((u16)280)

Series of technical marQffailsial websitev.STCAL.com

STC12H

Car gauge Design company

Technical support 19864585985

Selection consultant 13922805190

any

Technical support 19864585985

Selection consultant 13922805190

STC12H	Series of technical mar Qfáils ial we	Car gauge _{MCU} Design compa	
#define	TIM1 STPulse	((116)245)	
waejine	11.511 uise	((110)245)	
Hachas	CT 4 D T	0-14	
#define	DUN	0x1A 0x1R	
#define	STOP	0x1D	
#define	IDLE	0x1D	
#define	TIM1_OCMODE_MASK		((u8)0x70)
#define	TIM1_OCCE_ENABLE		((u8)0x80)
#define	TIM1_OCCE_DISABLE		<i>((u8)0x00)</i>
#define	TIM1_OCMODE_TIMING		<i>((u8)0x00)</i>
#define	TIM1_OCMODE_ACTIVE		((u8)0x10)
#define	TIM1_OCMODE_INACTIVE		((u8)0x20)
#define	TIM1_OCMODE_TOGGLE		((u8)0x30)
#define	TIM1_FORCE_INACTIVE		((u8)0x40)
#define	TIM1_FORCE_ACTIVE		((u8)0x50)
#define	TIM1_OCMODE_PWMA		((u8)0x60)
#define	TIM1_OCMODE_PWMB		((u8)0x70)
#define	CC1_POLARITY_HIGH		((u8)0x02)
#define	CC1N_POLARITY_HIGH		((u8)0x08)
#define	CC2_POLARITY_HIGH		((u8)0x20)
#define	CC2N_POLARITY_HIGH		((u8)0x80)
#define	CC1_POLARITY_LOW		<i>((u8)~0x02)</i>
#define	CCIN_POLARITY_LOW		((u8)~0x08)
#define	CC2_POLARITY_LOW		((u8)~0x20)
#define	CC2N_POLARITY_LOW		((u8)~0x80)
#define	CC1_OCENABLE		((u8)0x01)
#define	CC1N_OCENABLE		<i>((u8)0x04)</i>
#define	CC2_OCENABLE		((u8)0x10)
#define	CC2N_OCENABLE		((u8)0x40)
#define	CC1_OCDISABLE		((u8)~0x01)
#define	CC1N_OCDISABLE		((u8)~0x04)
#define	CC2_OCDISABLE		((u8)~0x10)
#define	CC2N_OCDISABLE		<i>((u8)~0x40)</i>
#define	CC3_POLARITY_HIGH		((u8)0x02)
#define	CC3N_POLARITY_HIGH		((u8)0x08)
#define	CC4_POLARITY_HIGH		((u8)0x20)
#define	CC4N_POLARITY_HIGH		((u8)0x80)
#define	CC3_POLARITY_LOW		<i>((u8)~0x02)</i>
#define	CC3N_POLARITY_LOW		((u8)~0x08)
#define	CC4_POLARITY_LOW		((u8)~0x20)
#define	CC4N_POLARITY_LOW		((u8)~0x80)
#define	CC3_OCENABLE		((u8)0x01)
#define	CC3N_OCENABLE		((u8)0x04)
#define	CC4_OCENABLE		((u8)0x10)
#define	CC4N_OCENABLE		((u8)0x40)
#define	CC3_OCDISABLE		<i>((u8)~0x01)</i>
#define	CC3N_OCDISABLE		<i>((u8)~0x04)</i>
#define	CC4_OCDISABLE		<i>((u8)~0x10)</i>
#define	CC4N_OCDISABLE		<i>((u8)~0x40)</i>

void UART_INIT();

void DelayXus(unsigned char delayTime); void DelayXms(unsigned char delayTime); unsigned int ADC_Convert(u8 ch); void PWM_Init(void); void SPEED_ADJ(); unsigned char RD_HALL(); void MOTOR_START();

- 804 -

void MOTOR_STOP();					
unsigned char KEY_detect();					
unsigned char Timer0_cnt=0xb0;	unsigned char Timer® cnt=0xb0:				
unsigned int HA=0;					
unsigned int Motor speed;					
unsiened char Motor sta = IDLE:					
unsioned char BRK accur=0:					
unsigned int TIM2 CAP1 v=0.					
unsigned int (1912_0110,					
unsigned an CAP1_avg=0;					
unsigned char CAPI_cm=0;					
unsigned long CAPI_sum=0;					
void main(void)					
1					
unsigned int temp=0;					
unsigned int ADC_result=0;					
$P_{S}W2=0x80;$					
$P1 = 0 x \theta \theta;$					
P0M1 = 0x0C;					
P0M0 = 0x01					
B1MI = 0.000					
$P(M) = 0.2C_{2}$					
FLMU = 0.00;					
<i>P2MI = 0.000;</i>					
P2M0 = 0x58;					
P3M1 = 0x88;					
P3M0 = 0x02;					
ET0=1;					
<i>TR0=0;</i>					
ADCCFG = 0x0f;					
$ADC_CONTR = \theta_X 8 \theta;$					
$PWMA_ENO = 0x3F;$					
$PWMB_ENO = 0x00;$	//PWMA Output enable				
PWMA_PS	//PWMB output enable				
PWMB_PS	= 0x00; /PW/A pin Choose				
	= 0xD3; //PW MB pin Choose				

BMF /**** input **PI///////////////////////////////////					
Time base umit					
<i>TIM2-> PSCRL</i> = 15;					
TIM2 -> ARRH = 0xff;	✓ Automatic reloading of registers ^g ^o counters ^{point}				
TIM2-> ARRL = 0xff;					
TIM2 > CCR4H = 0.00;					
$IIM2 \rightarrow CCR4L = 0x05;$					
Channel configuration					
<i>TIM2-> CCMR1 = 0xf3;</i>	Channel mode configuration				
$TIM2 \rightarrow CCMR2 = \theta x f1;$					
$TIM2 \sim CCMR3 = 0.xf1;$					
11M2-> CUMR4 = 0x/0; TIM2-> CCFR1 = 0x11-					
TIM2 > CCER2 = 0x11;					
Mode configuration					
$TIM2 -> CR2 = \theta_X f \theta;$					
TIM2 -> CR1 = 0x81;					

- 805 -

<i>TIM2-> SMCR = 0x44;</i>	
Interrupt configuration enable	
$TIM2 -> BKR = \overset{\&}{=} 0x80;$	Main output enabled
$TIM2 \rightarrow IER = \theta x \theta 2;$	_Enable interrupt
/*********PWMA Control motor commutation	
Time base unit	
$TIMI \rightarrow PSCRH = 0x00;$	Prescaler register
$TIM1 -> PSCRL = \theta x \theta \theta;$	
TIM1-> ARRH = (u8)(TIM1_Period >> 8);	
TIM1-> ARRL = (u8)(TIM1_Period);	
Channel configuration	
$TIMI \rightarrow CCMRI = 0x70;$	Channel mode configuration
TIMI -> CCMR2 = 0x70;	
TIM1 -> CCMR3 = 0x70;	
<i>TIM1-> CCER1 = 0x11;</i>	Configure channel output enable and polarity
$TIM1 \rightarrow CCER2 = \theta x \theta I;$	Configure channel output enable and polarity
$TIMI \rightarrow OISR = 0xAA;$	/configuration Output level of each channel at the time
Mode configuration	
$TIMI \rightarrow CRI = \theta x A \theta;$	
TIM1 -> CR2 = 0x24;	
$TIM1 \rightarrow SMCR = 0x20;$	
TIM1 -> BKR = 0x0c;	
Interrupt configuration enable	
$TIM1 \rightarrow CR1 \models dc \theta x \theta 1;$	Enable counter
EA = 1;	
UART_INIT();	
while (1)	
switch(Motor_sta)	
1	
case START:	
MOTOR_START();	
Motor_sta = RUN;	
<pre>for(temp = TIM1_STPulse; temp > ADC_result; temp-)</pre>	"Open loop start
ADC_result = (ADC_Convert(RV09_CH)/4);	
TIM1 -> CCR1H = (u8)(temp >> 8);	
<i>TIM1-> CCR1L = (u8)(temp);</i>	
TIM1-> CCR2H = (u8)(temp >> 8);	
TIMI-> CCR2L = (u8)(temp);	
$IIMI \sim CCR3H = (u\delta)(temp >> \delta);$	
TIMI-> CCRSL = (u8)(temp);	
Detayxms(10);	
)	
case RUN: Motor speed regulation	
SPEED_ADJ(); // ······· operations	
$if((BRK_occur = TRUE))$	
<i>Motor_sta</i> = <i>STOP</i> ;	
hands	
break;	
break; case STOP:	
break; case STOP: MOTOR_STOP();	
break; case STOP: MOTOR_STOP(); Motor_sta = IDLE;	
break; case STOP: MOTOR_STOP(); Motor_sta = IDLE; break;	
break; case STOP: MOTOR_STOP(); Motor_sta = IDLE; break; case IDLE:	
break; case STOP: MOTOR_STOP(); Motor_sta = IDLE; break; case IDLE: if(KEY_detect()==1)	
break; case STOP; MOTOR_STOP(); Motor_sta = IDLE; break; case IDLE: if(KEY_detect()==1) Motor_sta = START;	"Start the motor

- 806 -

Selection consultant 13922805190

	BRK_occur = FALSE;
	Motor_speed = 0;
	$CAP1_avg = 0;$
	<i>CAP1_cnt</i> = 0;
	<i>CAP1_sum</i> = 0;
	break;
1	

) }

void TIM0_ISR() interrupt 1

1

- if(Motor_sta == START)
 - £
 - if(Timer0_cnt<0xe0) Timer0_cnt++;
 - TH0=Timer0_cnt;
 - switch(HA%6)
 - 1
 - case 0:
 - TIMI-> CCMR3 &= -TIMI_OCMODE_MASK; TIMI-> CCMR3 |= TIMI_FORCE_INACTIVE; TIMI-> CCMR1 &= -TIMI_OCMODE_MASK; TIMI-> CCMR1 |= TIMI_OCMODE_PWMB;
 - break;
 - case 1:
- TIM1-> CCER1 &= CC2N_POLARITY_LOW; TIM1-> CCER2 |= CC3N_POLARITY_HIGH;
- break;
- case 2:
- TIMI-> CCMR1 &= -TIM1_OCMODE_MASK; TIMI-> CCMR1 |= TIM1_FORCE_INACTIVE; TIMI-> CCMR2 &= -TIM1_OCMODE_MASK; TIMI-> CCMR2 |= TIM1_OCMODE_PWMB; break; case 3:
- TIMI-> CCER1 |= CC1N_POLARITY_HIGH; TIM1-> CCER2 &= CC3N_POLARITY_LOW; break; case 4:
- TIMI-> CCMR2 &= ~TIMI_OCMODE_MASK; TIMI-> CCMR2 |= TIMI_FORCE_INACTIVE; TIMI-> CCMR3 &= ~TIMI_OCMODE_MASK; TIMI-> CCMR3 |= TIMI_OCMODE_PWMB;
- break; case 5:
 - TIMI-> CCERI &= CCIN_POLARITY_LOW; TIMI-> CCERI |= CC2N_POLARITY_HIGH;
- break; }
- , HA++;
- 1
- if(Motor_sta == RUN)
- 1
- *TR0=0;*
- switch(RD_HALL())
- 1
- case 3:

- 807 -

Technical support

Selection consultant₁₃₉₂₂₈₀₅₁₉₀

TIM1-> CCMR3 &= ~TIM1_OCMODE_MASK; TIM1-> CCMR3 |= TIM1_FORCE_INACTIVE; TIM1-> CCMR1 &= ~TIM1_OCMODE_MASK; TIM1-> CCMR1 |= TIM1_OCMODE_PWMB; break; case 1: TIM1-> CCER1 &= CC2N_POLARITY_LOW; TIM1-> CCER2 |= CC3N_POLARITY_HIGH; break; case 5: TIM1-> CCMR1 &= ~TIM1_OCMODE_MASK; TIM1-> CCMR1 |= TIM1_FORCE_INACTIVE; TIM1-> CCMR2 &= ~TIM1_OCMODE_MASK; TIM1-> CCMR2 |= TIM1_OCMODE_PWMB; break; case 4: TIM1-> CCER1 |= CC1N_POLARITY_HIGH; TIM1-> CCER2 &= CC3N_POLARITY_LOW; break; case 6: TIM1-> CCMR2 &= ~TIM1_OCMODE_MASK; TIM1-> CCMR2 |= TIM1_FORCE_INACTIVE; TIM1-> CCMR3 &= ~TIM1_OCMODE_MASK; TIM1-> CCMR3 |= TIM1 OCMODE PWMB; break; case 2: TIM1-> CCER1 &= CC1N_POLARITY_LOW; TIM1-> CCER1 |= CC2N_POLARITY_HIGH; break; } 1 } void PWMA_ISR() interrupt 26 1 if((TIM1->SR1 & 0x20)) { P00=0; CAP1_sum += TIM2_CAP1_v; CAP1_cnt++; if(CAP1_cnt==128) CAP1 cnt=0; CAP1_avg = (CAP1_sum>>7); $CAP1_sum = 0;$ Motor_speed = 5000000/CAP1_avg; *TIM1->SR1* &=~0x20; Clear ¥ if((TIM1->SR1 & 0x80)) //BRK { BRK_occur = TRUE; //Clear TIM1->SR1 &=~0x80; } 1 void PWMB_ISR() interrupt 27 { unsigned char ccr_tmp=0;

Technical support

	if((TIM2-	>SR1 & 0X02))	
	1		
		ccr_tmp = TIM2-> CCR1H;	
		if(ccr_tmp>1)	Software filtering
		1	
		$TIM2_CAP1_v = ccr_tmp;$	
		$TIM2_CAPI_v = (TIM2_CAPI_v < 8) + TIM2 -> CCRIL;$	
		(finder_sta = KUN)	delay Timing
		·	
		TR0=1;	
		1110 = 230-(11M2_CAP1_V>>9); }	
		, }	
		TIM2->SR1 &=-0X02;	
	1		
1			
void UAR	RT_INIT()		
1			
	SCON =	9x50;	Bit variable baud rate
	AUXR =	0x40;	¹ pattern // The timer is _{1T}
	TMOD =	<i>0x20</i> ;	Timer as mode $\theta_1 = \theta_1 \theta_2$ Automatic bit reloading
	TL1 = 25	4;	
	<i>TH1</i> = 25	4;	
//	<i>ET1</i> = 0;		
	<i>TRI = 1;</i>		
}			
void Dela _.	yXus(unsig	ned char delayTime)	
ć			
	while(de	lavTime)	
	1		
		for(i = 0 ; i < 1 ; i++);	
	1		
,	,		
·			
void Dela	iyXms(unsi	gned char delay lime)	
1			
	<i>int i = 0;</i>		
	while(de	layTime)	
	٤		
		for(i = 0; i < 2; i++)	
) Dalay Yuc(100):	
		решулия 100),	
		,	
	1		
1			
unsigned	int ADC_C	onvert(u8 ch)	
ł.			
	u16 res=0);	
ADC_CO	<i>0NTR</i> &= ~	0x0f;	
ADC_CO	0NTR = ch;		
ADC_CO	$ONTR \models 0x^2$	10;	
 DelavXus	s(1);		
Ohana	han Cu	avin Artificial Intelligence Co. 1 tel	

	while (! (ADC_CONTR & 0x20));	
	$ADC_CONTR \&= -\theta x 2 \theta;$	
	res = ADC_RES;	
	res = (res<<2)+(ADC_RESL>>6);	
	if (res < 360) res=360;	
	if (res > 900) res=900;	
	return res;	
}		
void SPEI	ED_ADJ()	
1		
	u16 ADC_result;	
	100 mm/m (100 0 mm/////// 011///)	Speambingntrol knob
	$ADC_result = (ADC_convert(kv oy_cH)/4);$	Counter comparison value
	$IIMI \rightarrow CCKIH = (u\delta)(ADC_result >> \delta);$	

TIM1-> CCR2H = (u8)(ADC_result >> 8); TIM1-> CCR2L = (u8)(ADC_result); *TIM1-> CCR3H = (u8)(ADC_result >> 8);* TIM1-> CCR3L = (u8)(ADC_result);

TIM1-> CCR1L = (u8)(ADC_result);

1

unsigned char RD_HALL()

- 1 unsigned char Hall_sta = 0;
 - DelayXus(40);
 - (P17)? (Hall_sta|=0x01) : (Hall_sta&=~0x01); (P54)? (Hall_sta|=0x02) : (Hall_sta&=~0x02);
 - (P33)? (Hall_sta|=0x04) : (Hall_sta&=~0x04); return Hall_sta;

1

void MOTOR_START()

- 1 *TIM1-> CCR1H = (u8)(TIM1 STPulse >> 8);* TIM1-> CCR1L = (u8)(TIM1_STPulse); *TIM1-> CCR2H = (u8)(TIM1_STPulse >> 8);* TIM1-> CCR2L = (u8)(TIM1_STPulse); TIM1-> CCR3H = (u8)(TIM1_STPulse >> 8); TIM1-> CCR3L = (u8)(TIM1_STPulse); *TIM1-> BKR* |= 0x80;
 - $TIM1 -> IER = \theta x \theta \theta;$ $TR\theta = 1;$

 - while (HA < 6*20);
- $TIM1 -> IER = \theta xa\theta;$
- 1
- void MOTOR_STOP()
- 1 $TIM1 -> BKR \&= \sim 0 x 80;$
- $TIM1 \rightarrow IER \&= \sim 0x20;$

Shenzhen Guoxin Artificial Intelligence Coomutatic distributor phone: numbers

}

Read Hall sensor

- Counter comparison value
- $\ensuremath{^{/\prime}}$ The main output is enabled, which is equivalent to the main switch Enable interrupt
- Enable interrupt

- Go to the pure technology exchange forum
- 810 -

unsigned	char KEY	_detect()
(
	if(!	
	P37) {	
		DelayXms(10);
		if(! P37)
		ℓ
		return 1;
	1	
	else retui	rn 0;
	1	
	else if(! 1	P03)
	{	
		DelayXms(10);
		if(! P03)
		(
		return 2;
	1	
	else retui	rn 0;
	1	
	else retui	rn 0;
,		

Quadrature encoder mode 21.8.3

c Language code

The test operating frequency is 11.0592MHz

#include "reg51. h"

#include "intrins. h"

typedef struct TIM1_struct

ĩ

volatile unsigned char CR1; volatile unsigned char CR2; volatile unsigned char SMCR; volatile unsigned char ETR; volatile unsigned char IER; volatile unsigned char SR1; volatile unsigned char SR2; volatile unsigned char EGR; volatile unsigned char CCMR1; volatile unsigned char CCMR2; olatile unsigned char CCMR3; olatile unsigned char CCMR4; olatile unsigned char CCER1; olatile unsigned char CCER2; olatile unsigned char CNTRH; volatile unsigned char CNTRL; volatile unsigned char PSCRH; volatile unsigned char PSCRL; volatile unsigned char ARRH; volatile unsigned char ARRL; volatile unsigned char RCR; volatile unsigned char CCR1H; volatile unsigned char CCR1L:

/*! < control register 1 */ /*! < control register 2 */ /*! < Synchro mode control register */ /*! < external trigger register */ /*! < interrupt enable register*/ /*! < status register 1 */ /*! < status register 2 */ /*! < event generation register */ /*! < CC mode register 1 */ /*! < CC mode register 2 */ /*! < CC mode register 3 */ /*! < CC mode register 4 */ /*! < CC enable register 1 */ /*! < CC enable register 2 */ /*! < counter high */ /*! < counter low */ /*! < prescaler high */ /*! < prescaler low */ /*! < auto-reload register high */ /*! < auto-reload register low */ /*! < Repetition Counter register */ /*! < capture/compare register 1 high */

/*! < capture/compare register 1 low */

STC12H Series of technical marQffailsial websitev.STCAL.com Car gauge Design company

Technical support₁₉₈₆₄₅₈₅₉₈₅

Selection consultant 13922805190

- 812 -

Go to the pure technology exchange forum

volatile unsigned char CCR2H;	/*! < capture/compare register 2 high */
volatile unsigned char CCR2L;	/*! < capture/compare register 2 low */
volatile unsigned char CCR3H;	/*! < capture/compare register 3 high */
volatile unsigned char CCR3L;	/*! < capture/compare register 3 low */
volatile unsigned char CCR4H;	/*! < capture/compare register 3 high */
volatile unsigned char CCR4L;	/*! < capture/compare register 3 low */
volatile unsigned char BKR;	/*! < Break Register */
volatile unsigned char DTR;	/*! < dead-time register */
volatile unsigned char OISR;	/*! < Output idle register */

}TIM1_TypeDef;

#define	TIM1_BaseAddress		0xFEC0
#define	TIM1		((TIM1_TypeDef xdata*)TIM1_BaseAddress)
#define	PWMA_ENO		(*(unsigned char volatile xdata *)0xFEB1)
#define	PWMA_PS		(*(unsigned char volatile xdata *)0xFEB2)
sfr	РОМО	=	0x94;
sfr	P0M1	=	0x93;
sfr	<i>P1M0</i>	=	0x92;
sfr	P1M1	=	0x91;
sfr	P_SW2	=	0xba;

=

Shenzhen Guoxin Artificial Intelligence Coondatic distributor phone numbers

P0^3;

sbit **P03**

unsigned char cnt_H, cnt_L;

void mai	n(void)			
{				
	$P_SW2 = 0x80;$			
	$P1M1 = 0 \times 0 f$			
	P1M0 = 0x00;			
	$PWMA_ENO = 0x00;$ $PWMA_PS = 0x00;$			TRGI// Configured leed to be targed of correspond fond equippool with
	1 // MA_13 = 0.000,			10 //00:PWM at P1
	<i>TIM1-> PSCRH = 0x00;</i>			Prescaler register
	TIM1 -> PSCRL = 0x00;			
	<i>TIM1-> CCMR1 = 0x21;</i>			✓ The channel mode is configured as input and concentration of the encoder filter
	TIM1 -> CCMR2 = 0x21;			✓ The channel mode is configured as input and ⁴ c etoted to the encoder filter
	TIM1-> SMCR	= 0×03.		Encoder mode
	IIIII-> BIACK	0.005,		
	<i>TIM1-> CCER1 = 0x55;</i>			// Configure channel enable and polarity
	<i>TIM1-> CCER2 = 0x55;</i>			// Configure channel enable and polarity
	TIM1-> IER	$= \theta x \theta 2;$		"Enable interrupt
				"Enable counter
	$TIM1 \rightarrow CR1 \models \theta x \theta 1;$			<i>"</i>
	EA = 1;			
	while (1);			
\$				
/*****	••••• PWM		Interrupt reading encoder count value	e****/
void PW.	MA_ISR() interrupt 26			

STC12H	Series of technical marQfailsial websitev.STCAL.com	Car gauge MCU Design company	Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
11 1				
{				
	if (TIM1->SR1 & 0X02)			
	(
	$P03 = \sim P03;$			
	cnt_H = TIM1->CCR1H;			
	cnt_L = TIM1->CCR1L;			
	$TIM1 \rightarrow SR1 \& = \sim 0X02;$			
	}			
1				

Single pulse mode (trigger control pulse output) 21.8.4

c Language code

The test operating frequency is 11.0592MHz

#include "reg\$1. h"						
#include "intrins. h"						
typedef struct TDU struct						
ippeney surver a tranzisioned						
1						
volatile unsigned char CR1;	/*! < control register 1 */					
volatile unsigned char CR2;	/*! < control register 2 */					
volatile unsigned char SMCR;	/*! < Synchro mode control register */					
volatile unsigned char ETR;	/*! < external trigger register */					
volatile unsigned char IER;	/*! < interrupt enable register*/					
volatile unsigned char SR1;	/*! < status register 1 */					
volatile unsigned char SR2;	/*! < status register 2 */					
volatile unsigned char EGR;	/*! < event generation register */					
volatile unsigned char CCMR1;	/*! < CC mode register 1 */					
volatile unsigned char CCMR2;	/*! < CC mode register 2 */					
volatile unsigned char CCMR3;	/*! < CC mode register 3 */					
volatile unsigned char CCMR4;	/*! < CC mode register 4 */					
volatile unsigned char CCER1;	/*! < CC enable register 1 */					
volatile unsigned char CCER2;	/*! < CC enable register 2 */					
volatile unsigned char CNTRH;	/*! < counter high */					
volatile unsigned char CNTRL;	/*! < counter low */					
volatile unsigned char PSCRH;	/*! < prescaler high */					
volatile unsigned char PSCRL;	/*! < prescaler low */					
volatile unsigned char ARRH;	/*! < auto-reload register high */					
volatile unsigned char ARRL;	/*! < auto-reload register low */					
volatile unsigned char RCR;	/*! < Repetition Counter register */					
volatile unsigned char CCR1H;	/*! < capture/compare register 1 high */					
volatile unsigned char CCR1L;	/*! < capture/compare register 1 low */					
volatile unsigned char CCR2H;	/*! < capture/compare register 2 high */					
volatile unsigned char CCR2L;	/*! < capture/compare register 2 low */					
volatile unsigned char CCR3H;	/*! < capture/compare register 3 high */					
volatile unsigned char CCK3L;	/*! < capture/compare register 3 low */					
volatile unsigned char CCR4H;	/*! < capture/compare register 3 high */					
volanie unsigned char UCK4L;	/*! < capture/compare register 3 low */					
volaute unsigned char BTR;	/*! < Break Register */					
vouune unsigned Char DI K;	/*! < dead-time register */					
vouune unsignea Chur UISK;	/*! < Output idle register */					

}TIM1_TypeDef;

#define	TIM1_BaseAddress	0xFEC0
#define	TIMI	((TIM1_TypeDef xdata*)TIM1_BaseAddress)

Shenzhen Guoxin Artificial Intelligence Coopilatic distributor phone numbers

STC12H	Series of technical man	Qifáilsial websi	ev.STCAL.com	Car gauge MCU Design company	.Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
5						
#define	PWMA_ENO		(*(unsigned char volatile xdd	nta *)0xFEB1)		
#define	PWMA_PS		(*(unsigned char volatile xdd	uta *)0xFEB2)		
sfr	P0M0	=	0x94;			
sfr	P0M1	=	0x93;			
sfr	P1M0	=	0x92;			
sfr	PIM1	=	0x91;			
sfr	P_SW2	=	0xba;			
chit	D/13	_	D () ^ 3 ·			
sou	103	-	FU ⁻ 3;			
void main(v	void)					
{						
	$P_SW2 = 0x80;$					
	P0M1 = 0x00;					
	P0M0 = 0xFF;					
	P1M1 = 0x0c:					
	D1140 - 0- F2					
	r1M0 = 0xr3;					
i.	$PWMA_ENO = 0xF3;$			ou	tput _{PWM //IO}	
i.	$PWMA_PS = 0x00;$			//00:PWM a	t P1	
	/********************************	*******	*****			
í	PWMx dutv = [CCRx/(ARR + 1)]	100				
	*****	****	****			
		Need to	be wroned offorrespor	nd Wand equipped with		
	-6	Configure	d to may	Barren oderpp <i>mpu</i> rini	A Second	
			IKGI	Presc	aler register	
1	pin TIMI -> PSCRH = 0x00;			Dead	ime configuration	
	TIMI > PSCRL = 0x00;			Chapr	al mode configuration	
	$IIMI \rightarrow DIR = 0x00;$			Chain	er mode configuration	
	$TIM1 -> CCMR1 = \theta x 68;$			Config	jured as an input channel	
	TIM1 -> CCMR2 = 0x01;					
	TIM1 -> CCMR3 = 0x68;					
	<i>11M1-> CCMR4 = 0x68;</i>					
	TIM1 -> SMCR = 0x66;					
	<i>TIM1-> ARRH = 0x08;</i>			∥ Autor	natic reloading of registers;e	counters ^{oint}
	TIM1 -> ARRL = 0 x 00;					
	<i>TIM1-> CCR1H = 0x04;</i>			"Count	er comparison value	
	$TIM1 \rightarrow CCR1L = 0x00:$			//		
	TIM1 -> CCR2H = 0x02					
	$TIM1 \rightarrow CCR2L = 0 \times 00^{\circ}$					
	TIM1 -> CCR3H = 0x00,					
	TIM1 -> CCR3L = 0x00					
	TIM1 -> CCR4H = 0x01					
	TIM1 -> CCR4I = 0x00					
	11911 CCR4L - 0300;					
	<i>TIM1-> CCER1 = 0x55;</i>			<i>∥</i> Confi	gure channel output enable	and polarity
	TIM1 -> CCER2 = 0x55;			<i>∥</i> Confi	gure channel output enable	and polarity
	<i>TIM1-> BKR = 0x80;</i>			<i>∥</i> The n	nain output is enabled, whicl	n is equivalent to the main sw
	$TIM1 \rightarrow IER = 0x02;$			"Enabl	e interrupt	
1	$TIM1 -> CR1 = \theta x \theta 8;$			"Sinale	pulse mode	
	<i>TIM1-> CR1</i> = 0x01;			Enabl	e counter	
				/Enable	, vvunter	

EA = 1;

- 814 -

STC12H	Series of technical marQffails al websites.STCAL.com	Car gauge _{MCU} Design company	.Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant 13922805190
A8	while (1):			
1				
void PWA	IA_ISR() interrupt 26			
(
	if (TIM1->SR1 & 0X02)			
	f			
	$P03 = \sim P03;$			
	<i>TIM1->SR1 & =~0X02;</i>			
	}			
1				

Gated mode (input level enables counter) 21.8.5

c Language code

The test operating frequency is 11.0592MHz

#include "reg51. h"

#include "intrins. h" typedef struct TIM1_struct



}TIM1_TypeDef;

TIM1_BaseAddress #define

0xFEC0

STC12H	Series	of	technical	manQufáilssial	website

TIM1 ((TIM1_TypeDef xdata*)TIM1_BaseAddress) #define (*(unsigned char volatile xdata *)0xFEB1) #define PWMA_ENO (*(unsigned char volatile xdata *)0xFEB2) #define PWMA_PS **P0M0** 0x94; sfr = sfr **P0M1** -0x93; sfr **P1M0** = 0x92; sfr **P1M1** = 0x91; sfr P3M0 = 0xb2; sfr P3M1 _ 0xb1;

sfr	<i>P_SW2</i>	=	0xba;
sbit	<i>P03</i>	=	<i>P0^3;</i>

void main(void)

1

 $P_SW2 = \theta x \delta \theta;$

P0M1 = 0.000
<i>F0M1 – 0x00</i> ;
P0M0 = 0xFF;
P1M1 = 0x00;
P1M0 = 0xFF;
P3M1 = 0x04;
P3M0 = 0x00;
P3M1 = 0x04; $P3M0 = 0x00;$

PWMA_ENO = 0*xFF*; *PWMA_PS* = 0*x*00;

PWMx_duty = [*CCRx/(ARR* + 1)]*100

pin TIMI-> PSCRH = 0x00;	Prescaler register
$TIM1 -> PSCRL = 0_X 00;$	Dead time configuration
TIM1 -> DTR = 0x00;	Channel mode configuration
TIM1-> CCMR1 = 0x68;	Configured as an input channel
TIM1 -> CCMR2 = 0x68;	<i>n</i>
$TIM1 -> CCMR3 = \theta x 68;$	
TIM1 -> CCMR4 = 0x68;	
TIM1 -> SMCR = 0x75;	Gated trigger moder input
<i>TIM1-> ARRH = 0x08;</i>	
TIM1 -> ARRL = 0 x 0 0;	// Automatic reloading of registers;ecountersoint
$TIM1 -> CCR1H = \theta x \theta 4;$	
TIM1 -> CCR1L = 0x00;	Counter comparison value
$TIM1 -> CCR2H = \theta x \theta 2;$	//
TIM1 -> CCR2L = 0x00;	//
TIM1 -> CCR3H = 0x01;	//
<i>TIM1-> CCR3L = 0x00</i> ;	<i>II</i>
TIM1 -> CCR4H = 0x01;	//
$TIMI \rightarrow CCR4L = 0x00;$	1/
<i>TIM1-> CCER1 = 0x55;</i>	
<i>TIMI-> CCER2 = 0x55;</i>	Configure channel output enable and polarity
TIMI -> BKR = 0x80;	

ev.STCAL.com Car gau

Car gauge Company Technical support 19864585985

STC12H	Series of technical mail@failsial websitev.STCA1.com	Car gauge _{MCU} Design company	Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant
2). 	$TIMI \rightarrow IER = 0x02;$	Enable	interrupt	
	$TIMI > CR1 \models 0x01;$	Enable	counter	

External clock mode 21.8.6

c Language code

EA = 1; while (1) ;

void PWMA_ISR() interrupt 26

if(TIM1->SR1 & 0X02)

P03 = ~P03; TIM1->SR1 &=~0X02;

1

//The test operating frequency is 11.0592MHz

#include "reg51. h"

#include "intrins. h"

typedef struct TIM1_struct

volatile unsigned char CR1; volatile unsigned char CR2; volatile unsigned char SMCR; volatile unsigned char ETR; volatile unsigned char IER; volatile unsigned char SR1; volatile unsigned char SR2; volatile unsigned char EGR; volatile unsigned char CCMR1; volatile unsigned char CCMR2; volatile unsigned char CCMR3; volatile unsigned char CCMR4; volatile unsigned char CCER1; volatile unsigned char CCER2; volatile unsigned char CNTRH; olatile unsigned char CNTRL; olatile unsigned char PSCRH; olatile unsigned char PSCRL; olatile unsigned char ARRH; latile unsigned char ARRL; volatile unsigned char RCR; volatile unsigned char CCR1H; volatile unsigned char CCR1L; volatile unsigned char CCR2H; volatile unsigned char CCR2L; volatile unsigned char CCR3H; volatile unsigned char CCR3L: volatile unsigned char CCR4H; volatile unsigned char CCR4L; volatile unsigned char BKR; volatile unsigned char DTR;

/*! < control register 1 */ /*! < control register 2 */ /*! < Synchro mode control register */ /*! < external trigger register */ /*! < interrupt enable register*/ /*! < status register 1 */ /*! < status register 2 */ /*! < event generation register */ /*! < CC mode register 1 */ /*! < CC mode register 2 */ /*! < CC mode register 3 */ /*! < CC mode register 4 */ /*! < CC enable register 1 */ /*! < CC enable register 2 */ /*! < counter high */ /*! < counter low */ /*! < prescaler high */ /*! < prescaler low */ /*! < auto-reload register high */ /*! < auto-reload register low */ /*! < Repetition Counter register */ /*! < capture/compare register 1 high */ /*! < capture/compare register 1 low */ /*! < capture/compare register 2 high */ /*! < capture/compare register 2 low */ /*! < capture/compare register 3 high */ /*! < capture/compare register 3 low */ /*! < capture/compare register 3 high */ /*! < capture/compare register 3 low */ /*! < Break Register */

/*! < dead-time register */

Selection consultant₁₃₉₂₂₈₀₅₁₉₀

				inco	•	15001005500	•
vol	atile unsigned char OISR;				/"! < Output idle register "/		
{IIMI_IypeD	lej;						
#define	TIM1_BaseAddress		0xFEC0				
	TIM						
#define	11/11		((TIM1_TypeDef xdata*)TIM1_Base/	Address)			
#define	PWMA_ENO		(*(unsigned char volatile xdata *)0xF (*(unsigned char volatile xdata *)0xF	EBI)			
muejine	rwma_rs		(unsigned char volume xuud)oxi				
ofe	POMO	_	0-04-				
sji	P0M1	_	0x93.				
sfr	PIMO	=	0x92:				
sfr	P1M1	=	0x91;				
sfr	РЗМО	=	0xb2;				
sfr	P3M1	=	0xb1;				
sfr	P_SW2	=	0xba;				
sbit	P03	= .	P0^3;				
void main(void	d)						
(
P	$SW2 = \theta x 8\theta;$						
P0	$M1 = \theta x \theta \theta;$						
P0 .	$M\theta = \theta x F F;$						
P1	M1=0x00;						
P1	M0 = 0xFF;						
P3	M1 = 0x04;						
P3 .	M0=0x00;						
РИ	$VMA_ENO = 0xFF;$				output PWM //10		
PW	$VMA_PS = 0x00;$				//00:PWM at P1		
/*******	*************************************	*************					
<i>PWMx_duty</i> =	= [CCRx/(ARR + 1)]*100	****	10 to 10 to 10				
	Ne	eed to be tana	ed offorrespond Kond equipp	¢guwith			
	_{of ∥} Config	gured to TR	GI		"Prescaler register		
pin	<i>TIM1-> PSCRH = 0x00;</i>				Dood time configura	tion	
TI	M1 -> PSCRL = 0x00;					lion	
TI /	$M1 -> DTR = \theta x \theta \theta;$				Channel mode config	guration	
TI	$M1 \rightarrow CCMR1 = \theta x 68;$				"Configured as an inp	out channel	
TI	$M1 -> CCMR2 = \theta x 68;$						
TI !	$M1 \rightarrow CCMR3 = 0x68;$						
TI	M1 -> CCMR4 = 0x68;						
TI	$M1 \rightarrow SMCR = 0x77;$				//ETRF Input		
TU	$M1 > ADDH = 0 \times 08$				// Automatic reloading	n of registersverige	untergoint
TI.	$M1 \rightarrow ARRL = 0x00;$				Automatio relotading	g of registers, eet	antero
TD	$M1 -> CCR1H = \theta x \theta 4 \cdot$				"Counter comparison	value	
T	$M1 \rightarrow CCR1L = 0x00;$				//		
TI	M1-> CCR2H = 0x02;						
TI	M1 -> CCR2L = 0x00;						
TI	$M1 -> CCR3H = \theta x \theta 1;$						
TI	$M1 -> CCR3L = \theta x \theta \theta;$						
TI	<i>M1-> CCR4H = 0x01;</i>						

 $TIM1 -> CCR4L = \theta x \theta \theta;$

- 818 -

STC12H	Series of technical marQffilsial websitev.STCAL.com	Car gauge MCU Design company	.Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant
<i>\}</i>				
	<i>TIM1-> CCER1 = 0x55;</i>	∕∕ Config	gure channel output enable a	and polarity
	<i>TIM1-> CCER2 = 0x55;</i>	∥ Config	gure channel output enable a	and polarity
	<i>TIMI-> BKR = 0x80;</i>	<i>∥</i> The m	ain output is enabled, which	is equivalent to the main switch
	$TIM1 \rightarrow IER = 0x02;$	"Enable	interrupt	
	$TIM1 \rightarrow CR1 \models \theta x \theta 1;$	Enable	counter	
	EA = 1;			
	while (1);			
1				
void PWN	IA_ISR() interrupt 26			
1				
	if(TIM1->SR1 & 0X02)			
	1			
	$P03 = \sim P03;$			
	TIM1->SR1 &=~0X02;			
	1			
1				

21.8.7 Input capture mode to measure the pulse period (capture rising edge to rising edge or falling edge

Along to the falling edge)

$\rm c$ $\,$ Language code

The test operating frequency is	
11.0592MHz	
#include "reg51. h"	
#include "intrins. h"	
typedef struct TIM1_struct	
	We construct and the I we
volatile unsigned char CR1;	/*1 < control register 1 */
volatile unsigned char CR2;	, - convergence # /
volatile unsigned char SMCR;	/*! < Synchro mode control register */
volatile unsigned char ETR;	/*! < external trigger register */
volatile unsigned char IER;	/*! < interrupt enable register*/
volatile unsigned char SR1;	/*! < status register 1 */
volatile unsigned char SR2;	/*! < status register 2 */
volatile unsigned char EGR;	/*! < event generation register */
volatile unsigned char CCMR1;	/*! < CC mode register 1 */
volatile unsigned char CCMR2;	/*! < CC mode register 2 */
volatile unsigned char CCMR3;	/*! < CC mode register 3 */
volatile unsigned char CCMR4;	/*! < CC mode register 4 */
volatile unsigned char CCER1;	/*! < CC enable register 1 */
volatile unsigned char CCER2;	/*! < CC enable register 2 */
volatile unsigned char CNTRH;	/*! < counter high */
volatile unsigned char CNTRL;	/*! < counter low */
volatile unsigned char PSCRH;	/*! < prescaler high */
volatile unsigned char PSCRL;	/*! < prescaler low */
volatile unsigned char ARRH;	/*! < auto-reload register high */
volatile unsigned char ARRL;	/*! < auto-reload register low */
volatile unsigned char RCR;	/*! < Repetition Counter register */
volatile unsigned char CCR1H;	/*! < capture/compare register 1 high */
volatile unsigned char CCR1L;	/*! < capture/compare register 1 low */
volatile unsigned char CCR2H;	/*! < capture/compare register 2 high */

STC12H Series of technical marQfallsial websitev.STCALcom Car gauge MCU Design company

Technical support

Selection consultant

volatile unsigned char CCR2L;	/*! < capture/compare register 2 low */
volatile unsigned char CCR3H;	/*! < capture/compare register 3 high */
volatile unsigned char CCR3L;	/*! < capture/compare register 3 low */
volatile unsigned char CCR4H;	/*! < capture/compare register 3 high */
volatile unsigned char CCR4L;	/*! < capture/compare register 3 low */
volatile unsigned char BKR;	/*! < Break Register */
volatile unsigned char DTR;	/*! < dead-time register */
volatile unsigned char OISR;	/*! < Output idle register */

xdata*)TIM1_BaseAddress) volatile xdata *)0xFEB1) volatile xdata *)0xFEB2)

}TIM1_TypeDef;

#define	TIM1_BaseAddress		0xFEC0	
#define	TIMI		((TIM1_TypeDef.	
#define	PWMA_ENO		(*(unsigned char	
#define	PWMA_PS		(*(unsigned char	
sfr	РОМО	=	0x94;	
sfr	<i>P0M1</i>	=	0x93;	
sfr	P1M0	=	0x92;	
sfr	P1M1	=	0x91;	
sfr	P3M0	=	0xb2;	
sfr	P3M1	=	0xb1;	
sfr	P_SW2	=	0xba;	
sbit	<i>P03</i>	=	<i>P0^3;</i>	

int	can:

void main(void)

1

 $P_SW2 = \theta x 8\theta;$

- P0M1 = 0x00;P0M0 = 0xFF;
- $P1M1 = \theta x \theta c;$
- P1M0 = 0xF3;

 $PWMA_ENO = 0xF3;$

 $PWMA_PS = \theta x \theta \theta;$

Need to be turned of¢orrespand fond equippa¢i,with of /∞Configured to _{TRGI}

pin TIM1-> PSCRH = 0x00; TIM1-> PSCRL = 0x00;

 $TIM1 -> DTR = \theta x \theta \theta;$

TIM1 -> CCMR1 = 0x68;

TIM1-> CCMR2 = 0x01; TIM1-> CCMR3 = 0x68; TIM1-> CCMR4 = 0x68;

TIM1-> SMCR = 0x66;

TIM1-> CCER1 = 0x55; TIM1-> CCER2 = 0x55;

 $TIM1 \rightarrow IER = \theta x \theta 4;$

$TIM1 \rightarrow CR1 \models \theta x \theta 1;$

- Configure channel output enable and polarityConfigure channel output enable and polarity
- Enable interrupt

output PWM //IO

Prescaler register

Dead time configuration

Channel mode configuration

Configured as an input channel

//00:PWM at P1

Enable counter

Shenzhen Guoxin Artificial Intelligence Coontestic distributor phone: numbers

EA-1; while (1);	STC12H	Series of technical marQfailsial websitev.STCAL.com	Car gauge MCU Design company	.Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant
<pre>E4=1; while (1); /</pre>	5				
<pre>widle(1); / Channel input, capture data through @CR2H/TIMI-> CCR2L read / vid PWM4_ISR0 interrupt 26 /</pre>		<i>EA</i> = 1;			
<pre>/* Channel input, capture data through @CR2H / TIMI>> CCR2L read v/ void PWM4_ISR0 interrupt 26 {</pre>		while (1);			
<pre>r* Channel input, capture data throTugh @CR2H/TIMI> CCR2L void PWM4_ISR() interrupt 26 {</pre>	1				
<pre>red v void PWMA_ISR0 interrupt 26 v vid PWMA_ISR0 interrupt 26 (</pre>					
<pre>vid PWM_ISR() interrupt 26 {</pre>	/* Cha	Innel input, capture data through GCR2H / TIM1-> CCR2L	read */		
<pre>{</pre>	void PWM	(A_ISR() interrupt 26			
<pre>ig(TIMI->SRI & 0X02) { / P03 = -P03; ITMI->SRI & 0X04) / p03 = -P03; cap = TIMI> CCR2H; cap = (cap << 8) + TIMI> CCR2L; TIMI>SRI &==0X04; /read cCR2L </pre>	(
<pre>{ { P03 = -P03; TIMI->SRI &=-0X02; } ((TIMI->SRI & 0X04) {</pre>		if(TIM1->SR1 & 0X02)			
P03 = -P03; TIMI->SRI &==-0X02; ; ; ; ; ; ; ; ; ; ; ; ; ;		ℓ			
TIM1->SR1 &=-0X02; ; ; ; ; ; ; ; ; ; ; ; ; ;		$P03 = \sim P03;$			
<pre> } f f P03 = -P03; cap = TIM1-> CCR2H; cap = (cap < 8) + TIM1-> CCR2L; TIM1->SR1 &=-0X04; } </pre>		TIM1->SR1 &=~0X02;			
if(TIM1->SR1 & 0X04) {		1			
<pre>{ P03 = ~P03; cap = TIMI-> CCR2H; cap = (cap << 8) + TIMI-> CCR2L; TIMI-> SR1 &=~0X04; } </pre>		if(TIM1->SR1 & 0X04)			
P03 = ~P03; cap = TIMI-> CCR2H; cap = (cap << 8) + TIMI-> CCR2L; TIMI->SRI &=~0X04; }		(
cap = TIM1-> CCR2H; //read CCR2H cap = (cap << 8) + TIM1-> CCR2L; //read CCR2L TIM1->SR1 &=-0X04;		$P03 = \sim P03;$			
cap = (cap << 8) + TIM1-> CCR2L; //read CCR2L TIM1->SR1 &=-0X04; }		cap = TIM1-> CCR2H;	_{//} read	CCR2H	
TIM1->SR1 &=-0X04;		$cap = (cap \ll 8) + TIM1 -> CCR2L;$	<i></i> ,∕read	CCR2L	
		TIM1->SR1 &=~0X04;			
	,	/			

Input capture mode to measure pulse high-level width (capture rising edge to fall

c Language code The test operating frequency is 11.0592MHz #include "reg51. h" #include "intrins. h" sfr P_SW2 0xba sfr P1M0 0x92; sfr P1M1 0x91; sfr P3M0 0xb2; sfr P3M1 0xb1; sfr P5M0 0xca, 0xc9; sfr P5M1 #define PWMA_CR1 ned char volatile xdata *)0xfec0) #define PWMA_IER (*(unsig (*(unsigned char volatile xdata *)0xfec4) #define PWMA_SR1 (*(unsigned char volatile xdata *)0xfec5) #define (*(unsigned char volatile xdata *)0xfec8) PWMA_CCMR1 #define (*(unsigned char volatile xdata *)0xfec9) PWMA_CCMR2 #define PWMA_CCER1 (*(unsigned char volatile xdata *)0xfecc) PWMA_CCR1 (*(unsigned int volatile xdata *)0xfed5) #define PWMA_CCR2 (*(unsigned int volatile xdata *)0xfed7) #define void main() 1 P1M0 = 0x00;P1M1 = 0x00;P3M0 = 0x00;P3M1 = 0x00;P5M0 = 0x00; $P5M1 = \theta x \theta \theta;$ $P_SW2 = \theta x 8\theta;$ capture TI1 Rising edge, CC2 capture TI1 Falling edge //(CC1 $PWMA_CCER1 = 0x00;$ - 821 -

Shenzhen Guoxin Artificial Intelligence Coomletatic distributor phone:numbers

STC12H	Series of technical marQifailsial websitev.STCAL.com	Car gauge Design company	.Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
75			le the input mode And menned	Up
	$PWMA_CCMR1 = 0x01;$	//001		qu
	$PWMA_CCMR2 = 0x02;$	//CC2	to input mode And mapped to	ωþ
	$PWMA_CCER1 = 0x11;$	//Enable	cc1/cc2 Capture function on	
	<i>PWMA_CCER1</i> = <i>0x00</i> ;	Set the	e capture polarity t ⊄ he rising eo	dge ofcci
	$PWMA_CCER1 \models \theta x 2\theta;$	Set the	e capture polarity talling edge o	f
	$PWMA_CR1 = 0x01;$		0.0	
	$PWMA IFR = 0 \times 0.4$,∕Enable	CC2 Capture interrupt	
	FA = 1	"	captaro interrupt	
	while (1);			
1				
void PWM	IA_ISR() interrupt 26			
1				
	unsigned int cnt;			
	if (PWMA_SR1 & 0x04)			
	1			
	$PWMA_SR1 \&= \sim 0x04;$			
	cnt = PWMA_CCR2 - PWMA_CCR1;	∥ The d	ifference is the high-level width	1
)			
1				

Input capture mode to measure the low-level width of the pulse (capture the fallin

${\rm c}\, {\rm Language}\,\, {\rm code}$

The test operating frequency is 11 as 93 MHz				
.,		11.05		
#include "reg51. h				
<i>#include "intrins.</i>	h"			
sfr				
sfr P1M0	P_SW2	=	0xba;	
sfr P1M1		=	<i>0x92;</i>	
sfr P3M0		=	<i>0x91;</i>	
-G. D2M1		=		
sjr PSM1		=		
sfr P5M0		_	uxcu;	
sfr P5M1		-	UAL7,	
#define PWMA_C	R1			
#define PWMA_IE	ER.		(*(unsigned char volatile xdata *)0xfec0)	
#define PWMA_SI	R1		(*(unsigned char volatile xdata *)0xfec4)	
#define			(*(unsigned char volatile xdata *)0xfec5)	
#define	PWMA_CCMR1		(*(unsigned char volatile xdata *)0xfec8)	
Hafina	PWMA_CCMR2		(*(unsigned char volatile xdata *)0xfec9)	
<i>Haejine</i>	PWMA_CCER1		(*(unsigned char volatile xdata *)0xfecc)	
#define	PWMA_CCR2		(*(unsigned int volatile xdata *)0xfedS)	
#define	T WIMI_CCR2		("(unsignea int votatile xitata ")0xfea /)	
void main()				
-{				
P1M0 = 0x00;				
P1M1 = 0x00;				
P3M0 = 0x00;				
P3M1 = 0x00;				
P5M0 = 0x00;				
P5M1 = 0x00;	PSMI = 0x00:			
Showshow G				

STC12H	Series of technical manOfficial website.STCALcom	Car gauge _{MCU} Design company	.Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
	$P_SW2 = \theta x \theta \theta;$			
		//(CC1	capture TI1 Rising edge, CC2 capture TI	¹ Falling edge
	<i>PWMA_CCER1</i> = 0x00;			
	$PWMA_CCMR1 = 0x01;$	//CC1	Is the input mode And mapped	Up
	$PWMA_CCMR2 = 0x02;$	//CC2	to input mode ීAnd mapped to	up
	$PWMA_CCER1 = 0x11;$	//Enable	<i>cc1/cc2</i> Capture function on	
	$PWMA_CCER1 \models 0x00;$	Set th	ne capture polarity t o he rising edg	ge of <i>cci</i>
	<i>PWMA_CCER1</i> = <i>0x20</i> ;	Set th	ne capture pol वानंद दि lling edge of	
	$PWMA_CR1 = 0x01;$			
	$PWMA_IER = 0x02;$	<i>∥</i> Enable	cci Capture interrupt	
	EA = 1;			
	while (1);			
1				
void PWA	AA_ISR() interrupt 26			
ℓ				
	unsigned int cnt;			
	if (PWMA_SR1 & 0x02)			
	1			
	$PWMA_SR1 \&= -0x02;$			
	cnt = PWMA_CCR1 - PWMA_CCR2;	// The	difference is the low-level width	
	1			
1				

21.8.10 Input capture mode simultaneously measures pulse period and duty cycle

Only PWM1P ² PWM5 ⁵ PWM6 Only on these ports can the cycle and duty cycle be measure
guage code
est operating frequency is
reg\$1. h"
intrins. h"
D 50/2
$P_{-}3n2 = 0xba;$
$= \qquad 0x92;$
$= \qquad \theta x 91;$
= 0xb2;
= $0xb1;$
$=$ $\theta x ca;$
$= \qquad \theta x c 9;$
VMA_CR1
(*(unsigned char volatile xdata *)0xfec0)
PWMA_SMCR (*(unsigned char volatile xdata *)0xfec2) VMA_IER (*(unsigned char volatile xdata *)0xfec2)
- (*(unsigned char volatile xdata *)0xfec4)
YMA_SK1 (*(unsigned char volatile xdata *)0xfec5)
PWMA_CCMR1 (*(unsigned char volatile xdata *)0xfec8)
PWMA_CCMR2 (*(unsigned char volatile xdata *)0xfec9)
PWMA_CCER1 (*(unsigned char volatile xdata *)0xfecc)
PWMA_CCR1 (*(unsigned int volatile xdata *)0xfed5)
PWMA_CCR2 (*(unsigned int volatile xdata *)0xfed7)

STC12H	Series of technical man Offilisial websites.STCAL.com	$Cargauge_{MCU}Designcompany$:Technical support	Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
1				
	PIM0 = 0x00;			
	P1M1 = 0x00;			
	P3M0 = 0x00;			
	P3M1 = 0x00;			
	P5M0 = 0x00;			
	P5M1 = 0x00;			
	$P SW_2 = 0x80;$			
			Distance in a second second second	E-III I
		//(CC1	Rising edge, _{CC2} capture hi	//)Falling edge
		//CC1	Capture cycle width, cccapture ni	gn-level width
	$PWMA_CCER1 = 0x00;$			Un
	$PWMA_CCMR1 = 0x01;$	//CC1	is the input mode And mapped	up
	$PWMA_CCMR2 = 0x02;$	//CC2	to input mode And mapped to	αþ
	<i>PWMA_CCER1</i> = 0x11;	Enable		
	<i>PWMA_CCER1</i> = 0x00;	"Set t	he capture polarity to he rising ed	ge ofcci
	$PWMA_CCERI = 0x20;$ $PWMA_SMCP = 0x54;$	Set t	he capture polarity failing edge of	
	PWMA CRI = 0x01	//TS=T111	<i>FPI,SMS=TI1</i> Rising edge	reset mode
	· ////			
	$PWMA \ IFR = 0x06;$	//Enable	cc1/cc2 Capture interrupt	
	EA = 1;			
	while (1);			
1				
void PWN	IA_ISR() interrunt 26			
1				
	unsigned int cnt;			
	if (PWMA_SR1 & 0x02)			
	1			
	<i>PWMA SR1 &=~0x02;</i>			
	cnt = PWMA_CCR1;	//CC1	Capture cycle width	
	;			
	if (PWMA_SR1 & 0x04)			
	£			
	PWMA SRI &=~0x04;			

^{21.8.11}With dead zone control PWM Complementary output

La	nguage codec	
The t	est operating frequency is	
#include "	reg51. h"	
#include "	intrins. h"	
typedef stri	uct TIM1_struct	
t		
	volatile unsigned char CR1;	/*! < control register 1 */
	volatile unsigned char CR2;	/%! < control register 2 */

Shenzhen Guoxin Artificial Intelligence Coomtastic distributor phone numbers

cnt = PWMA_CCR2;

1

Capture duty cycle (high level width)

Car gauge Design company

Technical support 19864585985

/*! < Synchro mode control register */

Selection consultant 13922805190

volatile unsigned char SMCR; volatile unsigned char ETR; volatile unsigned char IER; volatile unsigned char SR1; volatile unsigned char SR2; volatile unsigned char EGR; volatile unsigned char CCMR1; volatile unsigned char CCMR2; volatile unsigned char CCMR3; volatile unsigned char CCMR4; volatile unsigned char CCER1; volatile unsigned char CCER2; volatile unsigned char CNTRH; volatile unsigned char CNTRL; volatile unsigned char PSCRH; volatile unsigned char PSCRL; volatile unsigned char ARRH; volatile unsigned char ARRL; volatile unsigned char RCR; volatile unsigned char CCR1H; volatile unsigned char CCR1L; volatile unsigned char CCR2H; volatile unsigned char CCR2L; volatile unsigned char CCR3H; volatile unsigned char CCR3L; volatile unsigned char CCR4H; volatile unsigned char CCR4L; volatile unsigned char BKR; volatile unsigned char DTR;

/*! < external trigger register */
/*! < interrupt enable register*/
/*! < status register 1 */
/*! < status register 2 */
/*! < event generation register */
/*! < CC mode register 1 */
/*! < CC mode register 2 */
/*! < CC mode register 3 */
/*! < CC mode register 4 */
/*! < CC enable register 1 */
/*! < CC enable register 2 */
/*! < counter high */
/*! < counter low */
/*! < prescaler high */
/*! < prescaler low */
/*! < auto-reload register high */
/*! < auto-reload register low */
/*! < Repetition Counter register */
/*! < capture/compare register 1 high */
/*! < capture/compare register 1 low */
/*! < capture/compare register 2 high */
/*! < capture/compare register 2 low */
/*! < capture/compare register 3 high */
/*! < capture/compare register 3 low */
/*! < capture/compare register 3 high */
/*! < capture/compare register 3 low */
/*! < Break Register */
/*! < dead-time register */
/*! < Output idle register */

}TIM1_TypeDef;

volatile unsigned char OISR;

#define	TIM1_BaseAddress		0xFEC0
#define #define #define	TIMI PWMA_ENO PWMA_PS		((TIM1_TypeDef xdata*)TIM1_BaseAddress) (*(unsigned char volatile xdata *)0xFEB1) (*(unsigned char volatile xdata *)0xFEB2)
sfr sfr sfr sfr sfr sfr sfr	P0M0 P0M1 P1M0 P1M1 P3M0 P3M1 P_SW2	-	0x94; 0x93; 0x92; 0x91; 0xb2; 0xb1; 0xb1; 0xba;
sbit	P03	=	P0^3;

void main(void)

1

- $P_SW2 = \theta x 8\theta;$
- P0M1 = 0x00;P0M0 = 0xFF;P1M1 = 0x00;
- P1M0 = 0xFF;
- PWMA_ENO = 0xFF; $PWMA_PS = \theta x \theta \theta;$

output PWM //IO

//00:PWM at P1

- 825 -



21.8.12PWM

The port does external interrupts (falling edge interrupts or rising edge interrupts)



Shenzhen Guoxin Artificial Intelligence Commastic distributor phone number

STC12H	Series of technical man	Difáilsial web	Sitew.STCAL.com	Car gauge MC	_U Design company	.Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant
#define	PWMA_CCER1		(*(unsigned char volat	ile xdata *)θxfecc)			
sfr	РОМО	_	0x94;				
sfr	<i>P0M1</i>	=	0x93;				
sfr	<i>P1M0</i>	=	0x92;				
sfr	P1M1	=	0x91;				
sfr	<i>P3M0</i>	=	0xb2;				
sfr	<i>P3M1</i>	=	0xb1;				
sfr	P_SW2	=	Oxba;				
sbit	P37	=	P3^7;				
void main	(void)						
{							
	$P_SW2 = 0x80;$						
	P1M1 = 0x00;						
	P1M0 = 0x00;						
	P3M1 = 0x00;						
	P3M0 = 0x00;						
	$P_SW2 = 0x80;$						
						Rising edge fallin	
	BUALL CCERT - 0-00					riising eage lain	ig eage) //(capture PWM1P
	$PWMA_CCER1 = 0x00;$ $PWM4_CCMR1 = 0x01;$				//CC1	Is the input mode,And mapp	ed to TIIFPI
	$PWMA \ CCFR1 = 0x01;$				Enable	cci Capture function on	
	<i>PWMA CCER1</i> = 0x00;				.Set the	e capture polarity to he rising	a edge of <i>cci</i>
//	$PWMA_CCER1 \models 0x02;$				Set the	e capture polarity telling edg	e of
	$PWMA_CR1 = \theta x \theta 1;$					and the second second	
	$PWMA_IER = 0x02;$						
	EA = 1;						
	while (1);						
1							
void PWM	IA_ISR() interrupt 26						
{							
	if(PWMA_SR1 & 0X02)						
	1						
	$P37 = \sim P37;$						
	<i>PWMA_SR1</i> &=~0 <i>X</i> 02;						
,	1						
1							

21.8.13 Output waveforms of any period and any duty cycle

c Language code

The test o	perating frequency 11.0592MHz	15	
#include "reg51. h"			
#include "intrins. h	"		
sfr	P_SW2	=	0xba;
#define	PWMA_CCER1		(*(unsigned char volatile xdata *)0xfecc)

Shenzhen Guoxin Artificial Intelligence Coondatic distributor phone numbers

TC12H	Series of technical man Official websitev.STCALco
101211	

Car gauge_{MCU}Design company

port

Selection consultant 13922805190

#define	PWMA_CCMR1		(*(unsigned char volatile xdata *)0xfec8)
#define	PWMA_ENO		(*(unsigned char volatile xdata *)0xfeb1)
#define	PWMA_BKR		(*(unsigned char volatile xdata *)0xfedd)
#define	PWMA_CCR1		(*(unsigned int volatile xdata *)0xfed5)
#define	PWMA_ARR		(*(unsigned int volatile xdata *)0xfed2)
#define	PWMA_CR1		(*(unsigned char volatile xdata *)0xfec0)
sfr	<i>P0M1</i>	=	0x93;
sfr	РОМО	=	0x94;
sfr	P1M1	=	0x91;
sfr	P1M0	=	0x92;
sfr	P2M1	=	0x95;
sfr	P2M0	=	0x96;
sfr	P3M1	=	0xb1;
sfr	P3M0	=	0xb2;
sfr	P4M1	=	0xb3;
sfr	P4M0	=	0xb4;
sfr	P5M1	=	0xc9;
sfr	P5M0	=	0xca;





Language codec

The test operating frequency is

#include "reg51. h"

#include "intrins. h"

- 828 -

Selection consultant 13922805190

	Series of technical man	Oufáilosial web	Sitew.STCALcom	Car gauge MCU Design company	Technical support ₁₉₈₆₄₅₈₅₉₈₅
# 1 - C			(*(0-6-0	
#define	PWMA_CRI		(*(unsigned char volatile xaata *))	(xjeco)	
#define	PWMA_CR2		(*(unsigned char volatile xdata *))	nsjeci)	
#define	PWMA_IEK		(*(unsigned char volatile xdata *))	(xjec4)	
#dafina	PWMA_CCMP1		("(unsigned char volatile xdata *))	nsfee8)	
#define	PWMA_CCER1		(*(unsigned char volatile xdata *))	nsfeco)	
#define	PWMA ARR		(*(unsigned int volatile xdata *)0x	fed2)	
	_				
sfr	РОМО	=	0x94;		
sfr	P0M1	=	0x93;		
sfr	<i>P1M0</i>	=	<i>0x92;</i>		
sfr	P1M1	=	0x91;		
sfr	<i>P3M0</i>	=	0xb2;		
sfr	<i>P3M1</i>	=	0xb1;		
sfr	P_SW2	=	0xba;		
sfr	ADC_CONTR	=	0xbc;		
#define	ADC_POWER		0x80		
#define	ADC_START		0x40		
#define	ADC_FLAG		0x20		
#define	ADC_EPWMT		0x10		
sfr	ADC_RES	=	0xbd;		
sfr	ADC_RESL	=	0xbe;		
sbit	EADC	=	IE^5;		
void delay()					
<i>i</i>					
in Co	t i; = (=0, i<100, i)));				
	r (1-0, 1~100, 1++);				
/					
void main()					
(
{ Pi	1M0 = 0x00;				
{ Pi Pi	1M0 = 0x00; 1M1 = 0x01;				
{ P1 P2 P2	IM0 = 0x00; IM1 = 0x01; 3M0 = 0x00;				
{ P1 P3 P3	1M0 = 0x00; 1M1 = 0x01; 3M0 = 0x00; 3M1 = 0x00;				
{ P1 P3 	1M0 = 0x00; 1M1 = 0x01; 3M0 = 0x00; 3M1 = 0x00;				
{ PI P: P: P	1M0 = 0x00; 1M1 = 0x01; 3M0 = 0x00; 3M1 = 0x00; SW2 = 0x80;				
{ Pi P: P: P_	1M0 = 0x00; 1M1 = 0x01; 3M0 = 0x00; 3M1 = 0x00; SW2 = 0x80;	DC EBWAAT	0.	∞choose	PILE for ADC Input channel
{ Pi P: P: P_ Ai	1M0 = 0x00; 1M1 = 0x01; 3M0 = 0x00; 3M1 = 0x00; _SW2 = 0x80; DC_CONTR = ADC_POWER A	DC_EPWMT	0;	,/choose ∕wait	P PLO for ADC Input channel
{	1M0 = 0x00; 1M1 = 0x00; 3M0 = 0x00; 3M1 = 0x00; _SW2 = 0x80; DC_CONTR = ADC_POWER A day(); ADC = 1;	DC_EPWMT	0;	,/choose ∥wait	P PLØ for ADC Input channel ADC Stable power supply
{ P, P; P: P_ de E.	IM0 = 0x00; IM1 = 0x00; 3M0 = 0x00; SW2 = 0x80; DC_CONTR = ADC_POWER A day(); ADC = 1;	DC_EPWMT	0;	//choose //wait	PI.0 for ADC Input channel ADC Stable power supply
{	IM0 = 0x00; IM1 = 0x00; 3M0 = 0x00; 3M1 = 0x00; SW2 = 0x80; DC_CONTR = ADC_POWER A day(); ADC = 1; WMA_CR2 = 0x10; WMA_4 APD = 5000.	DC_EPWMT	0;	//choose //wait //CEN	PI.0 for ADC Input channel ADC Stable power supply The signal is TRGO, Can be used to f
(P) P: P P A1 de E: P P	IM0 = 0x00; IM1 = 0x00; 3M0 = 0x00; 3M1 = 0x00; SW2 = 0x80; DC_CONTR = ADC_POWER A tay(); ADC = 1; WMA_CR2 = 0x10; WMA_CR2 = 0x01; WMA_FR = 5000; WMA_FR = 0x01;	DC_EPWMT	0;	//choose //wait ///CEN	P _{I.θ} for _{ADC} Input channel ADC Stable power supply The signal is TREO, Can be used to f
{	IM0 = 0x00; IM1 = 0x00; 3M0 = 0x00; 3M1 = 0x00; SW2 = 0x80; DC_CONTR = ADC_POWER A Iay(); ADC = 1; WMA_CR2 = 0x10; WMA_CR2 = 0x01; WMA_IER = 0x01; WMA_CR1 = 0x01;	DC_EPWMT	0;	//choose //wait // <i>CEN</i>	P PI.0 for ADC Input channel ADC Stable power supply The signal is TRGO, Can be used to f

while (1); 1

void ADC_ISR() interrupt 5

- ł
- ADC_CONTR &= ~ADC_FLAG;

- 829 -

The signal is TRGO, Can be used to trigger

CEN Start PWMA Timer, triggered in realPtime

STC12H	Series of technical mar@ffilsial websitev.STCALcom	Car gauge Design company	.Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant
2				
,				
void PWMA	1_ISR() interrupt 26			
	GCPWMA SR1 & 0x01)			
	(
	<i>PWMA_SR1</i> &=~0x01;			
	F			
)				

use PWM 21.8.15 Bit implementation girguit diagram of

Advanced series of microcontroller an output bits of 16 PWM STC12H
Bit of DAC
Signal, by adjusting^{PWM}
The high-level duty cycle of the waveform control be generated after two stages of low-pass filter Show that the output file signal can be friput to ADC
Perform feedback measurements.



21.8.16

Achieve complementarity

 USeppending
 PWM2P/PWM2N ·
 PWM4P/PWM4NPWM3P/PWM3N Each channel

 Can independently realizedutput, or pairwise complementary symmetrical output. Demo use
 Produce complementary PWM1P · PWM1N

 the master clock to select PWM
 Clock selection
 PWM
 cycle
 2400, Dead zone
 12
 A clock
 For sine wave meters
 point ,

 the output sine wave-frequency /PMM+54MHZZ'
 For sine wave meters
 Point ,
 For sine wave meters
 Point ,

This program is just a SPWM The demonstration program, the user can modify it throug Wthe a **Some catbelation bereating do** into the period an amplitude. The output frequency of this program is fixed. If the frequency conversion is required, the user is requested to design the frequence

Langu	Language codec							
The test of	The test operating frequency is							
#include "reg51.)	h"							
#include "intrins.	h"							
#define	MAIN_Fosc		24000000L	"Define the master clock				
typedef unsigned	char			17				
typedef unsigned i	int		<i>u8;</i>					
tvpedef unsigned	long		u16;					
	8		u32;					
sfr TH2								
sfr TL2		-	0xD6;					
sfr IE2		=	0xD7;					
sfr INT_CLKO		=	0xAF;					
ofe AUXR		=	0x8F;					
углолк		=	0x8E;					
sfr P_SW1		=	0x.42;					

Car gauge Design company

Technical support 19864585985

Selection consultant

sfr	<i>P_SW2</i>	-	0xBA;
sfr	P4	=	0xC0;
sfr	P5	=	0xC8;
sfr	<i>P6</i>	=	0xE8;
sfr	P 7	=	0xF8;
sfr	PIM1	=	0x91;
sfr	<i>P1M0</i>	=	0x92;
sfr	<i>P0M1</i>	=	0x93;
sfr	РОМО	=	0x94;
sfr	P2M1	=	0x95;
sfr	P2M0	=	0x96;
sfr	P3M1	=	0xB1;
sfr	<i>P3M0</i>	=	0xB2;
sfr	P4M1	=	0xB3;
sfr	P4M0	=	0xB4;
sfr	P5M1	=	0xC9;
sfr	P5M0	=	0xCA;
sfr	P6M1	=	0xCB;
sfr	P6M0	=	0xCC;
sfr	<i>P7M1</i>	=	0xE1;
sfr	<i>P7M0</i>	=	0xE2;

/***********************

PWMA_ENO #define PWMA_PS #define #define PWMB_ENO #define PWMB_PS

(*(unsigned char (*(unsigned char (*(unsigned char (*(unsigned char

volatile xdata *) 0xFEB1) volatile xdata *) 0xFEB2) volatile xdata *) 0xFEB5) volatile xdata *) 0xFEB6)

User-defined macro

#define	PWMA_CR1	(*(unsigned char	volatile xdata *) 0xFEC0)
#define	PWMA_CR2	(*(unsigned char	volatile xdata *) 0xFEC1)
#define	PWMA_SMCR	(*(unsigned char	volatile xdata *) 0xFEC2)
#define	PWMA_ETR	(*(unsigned char	volatile xdata *) 0xFEC3)
#define	PWMA_IER	(*(unsigned char	volatile xdata *) 0xFEC4)
#define	PWMA_SR1	(*(unsigned char	volatile xdata *) 0xFEC5)
#define	PWMA_SR2	(*(unsigned char	volatile xdata *) 0xFEC6)
#define	PWMA_EGR	(*(unsigned char	volatile xdata *) 0xFEC7)
#define	PWMA_CCMR1	(*(unsigned char	volatile xdata *) 0xFEC8)
#define	PWMA_CCMR2	(*(unsigned char	volatile xdata *) 0xFEC9)
#define	PWMA_CCMR3	(*(unsigned char	volatile xdata *) 0xFECA)
#define	PWMA_CCMR4	(*(unsigned char	volatile xdata *) 0xFECB)
#define	PWMA_CCER1	(*(unsigned char	volatile xdata *) 0xFECC)
#define	PWMA_CCER2	(*(unsigned char	volatile xdata *) 0xFECD)
#define	PWMA_CNTRH	(*(unsigned char	volatile xdata *) 0xFECE)
#define	PWMA_CNTRL	(*(unsigned char	volatile xdata *) 0xFECF)
#define	PWMA_PSCRH	(*(unsigned char	volatile xdata *) 0xFED0)
#define	PWMA_PSCRL	(*(unsigned char	volatile xdata *) 0xFED1)
#define	PWMA_ARRH	(*(unsigned char	volatile xdata *) 0xFED2)
#define	PWMA_ARRL	(*(unsigned char	volatile xdata *) 0xFED3)
#define	PWMA_RCR	(*(unsigned char	volatile xdata *) 0xFED4)
#define	PWMA_CCR1H	(*(unsigned char	volatile xdata *) 0xFED5)
#define	PWMA_CCR1L	(*(unsigned char	volatile xdata *) 0xFED6)
#define	PWMA_CCR2H	(*(unsigned char	volatile xdata *) 0xFED7)
#define	PWMA_CCR2L	(*(unsigned char	volatile xdata *) 0xFED8)
#define	PWMA_CCR3H	(*(unsigned char	volatile xdata *) 0xFED9)
#define	PWMA_CCR3L	(*(unsigned char	volatile xdata *) 0xFEDA)
#define	PWMA_CCR4H	(*(unsigned char	volatile xdata *) 0xFEDB)
#define	PWMA_CCR4L	(*(unsigned char	volatile xdata *) 0xFEDC)

STC12H	Series of technical mar	filsial websitev.STCAL.com	Car gauge MCU Design company	.Technical support ₁₉₈₆₄₅₈₅₉₈₅
fi.				
#define	PWMA_BKR	(*(unsigned char	volatile xdata *) 0xFEDD)	
#define	PWMA_DTR	(*(unsigned char	volatile xdata *) 0xFEDE)	
#define	PWMA_OISR	(*(unsigned char	volatile xdata *) 0xFEDF)	
/*******	*********	******	**/	
#define	PWMA 1	0x00	//P:P1.0	N:P1.1
#define	- PWMA 2	0x01	//P:P2.0	N:P2.1
#define	- PWMA 3	0x02	//P:P6.0	N:P6.1
-	-			
#define	PWMB_1	0x00		N:P1.3//P:P1.2/P5.4
#define	PWMB_2	0x04	//P:P2.2 N:P2.3	
#define	PWMB_3	0x08	//P:P6.2 N:P6.3	
#define	PWM3_1	0x00	//P:P1.4	N:P1.5
#define	PWM3_2	<i>0x10</i>	//P:P2.4	N:P2.5
#define	PWM3_3	<i>0x20</i>	//P:P6.4	N:P6.5
#dafina	DWMA 1	0~00	//D-D1 6	N. D1 7
#define	PWM4_1	0x40	//1.11.0	N.P.2 7
#define	PWM4_3	0x80	//P-P6.6	N•P6 7
#define	PWM4_4	0x00	//D-P3 A	N+P3 3
miejine	10.004_4	uxeu	//1.12.5.7	11.1 0.0
#define	ENO1P	0x01		
#define	ENO1N	<i>0x02</i>		
#define	ENO2P	0x04		

Local variable declaration

0x08

0x10

0x20

0x40

0x80

unsigned int code T_SinTable[]=

ENO2N

ENO3P

ENO3N

ENO4P

ENO4N

1

#defin

‡defir

t t defin

#defir

#defin

/**********

1220, 1256, 1292, 1328, 1364, 1400, 1435, 1471, 1506, 1541, 1575, 1610, 1643, 1677, 1710, 1742, 1774, 1805, 1836, 1866, 1896, 1925, 1953, 1981, 2007, 2033, 2058, 2083, 2106, 2129, 2150, 2171, 2191, 2210, 2228, 2245, 2261, 2275, 2289, 2302, 2314, 2324, 2334, 2342, 2350, 2356, 2361, 2365, 2368, 2369, 2370, 2369, 2368, 2365, 2361, 2356, 2350, 2342, 2334, 2324, 2314, 2302, 2289, 2275, 2261, 2245, 2228, 2210, 2191, 2171, 2150, 2129, 2106, 2083, 2058, 2033, 2007, 1981, 1953, 1925, 1896, 1866, 1836, 1805, 1774, 1742, 1710, 1677, 1643, 1610, 1575, 1541, 1506, 1471, 1435, 1400, 1364, 1328, 1292, 1256, 1220, 1184, 1148, 1112, 1076, 1040, 1005, 899, 865, 830, 969, 934, 797, 763, 730, 698, 666, 515, 487, 544, 459, *433*, 334, *311*, 290, 269, 249,

334,	311,	290,	269,	249,	230,	212,	195,
<i>179</i> ,	165,	151,	138,	126,	116,	106,	98,
90,	84,	7 9 ,	75,	72,	71,	70,	71,
72,	75,	7 9 ,	84,	<i>90</i> ,	<i>98</i> ,	106,	116,
126,	138,	151,	165,	179,	195,	212,	230,
249,	269,	290,	311,	334,	357,	382,	407,
<i>433</i> ,	459,	487,	515,	544,	574,	604,	635,

604,

382,

574,

357,

635,

407,

Selection consultant₁₃₉₂₂₈₀₅₁₉₀

Shenzhen Gu	oxin Artificial Ir	ntelligence 🗘 🛛	metetic distributor	abanenumber
ononenon ola	example a content of	nonigonioo aaa		0110110-1101110-01-

 $PWMA_PS \models PWMA_3;$ $PWMA_PS \models PWMB_3;$ $PWMA_PS \mid = PWM3_3;$ $PWMA PS \models PWM4 3;$

> $PWMA_BKR = 0x80;$ $PWMA_IER = 0x01;$

 $PWMA_CR1 \models \theta x \theta 1;$

PWMA PS = 0x00;

PWMA_ENO |= ENO3N; PWMA_ENO |= ENO4P; PWMA_ENO |= ENO4N;

PWMA_ENO |= ENO2N; PWMA_ENO |= ENO3P;

PWMA_ENO |= ENO1N; PWMA_ENO |= ENO2P;

 $PWMA_ENO = \theta x \theta \theta;$ PWMA_ENO |= ENO1P;

 $PWMA DTR = \theta x \theta C;$

PWMA_CCR1L = (u8)(PWMA_Duty);

 $PWMA_ARRH = 0x09;$ $PWMA_ARRL = 0x60;$

PWMA_CCR1H = (*u8*)(*PWMA_Duty* >> 8);

 $PWMA_CCER2 = 0x55;$

 $PWMA_CCMR3 = 0x60;$ $PWMA_CCMR4 = 0x60;$ $PWMA_CCER1 = 0x05;$

 $PWMA_CCMR1 = 0x60;$ $PWMA_CCMR2 = 0x60;$

 $PWMA_CCER1 = \theta x \theta \theta;$ $PWMA_CCER2 = 0x00;$

 $P_SW2 \models \theta x 8\theta;$

P7M1 = 0;P7M0 = 0;*PWMA_Duty* = 1220;

STC12H

};

u16 PWMA Duty; u8 PWM_Index;

/*************** void main(void) 1

P0M1 = 0;

P1M1 = 0;

P2M1 = 0:

P3M1 = 0;

P4M1 = 0;

P5M1 = 0;

P6M1 = 0;

"Set to prevail two-way port "Set to prevail two-way port "Set to prevail two-way port

P0M0 = 0: P1M0 = 0;P2M0 = 0;P3M0 = 0;

Series of technical marQfailsial websitev.STCALcom

969, 1005, 1040, 1076, 1112, 1148, 1184,

P4M0 = 0;

P5M0 = 0;

P6M0 = 0;

763,

797,

830,

730,

698,

666. *934*,

> Main function "Set to prevail two-way port "Set to prevail two-way port Set to prevail two-way port "Set to prevail two-way port

Set to prevail two-way port

//SPWM

Car gauge MCU Design company

899,

865,

technologysupport₁₉₈₆₄₅₈₅₉₈₅

Look-up table index

write CCMRx Must be cleared before Close the channel

Channel mode configuration

Configure channel output enable and polarity

Set cycle time

Set the duty cycle time

Set dead time

Enable output

"Enable output Enable output Enable output Enable output "Enable output Enable output Enable output Advanced PWM Channel Channel //choose _______3

Channel output pin selection bit **Channel Channel** Channel

Enable main output "Enable interrupt "Start timing



	$P_SW2 \&= 0x7f;$		
	<i>EA</i> = <i>1</i> ;		"Open total interrupt
	while (1) { }		
1			
/******	······································	Interrupt function	
voia PW. {	MA_ISK() interrupt 26		
	P_SW2 = 0x80; if (PWMA_SR1 & 0x01)		
	i PWMA_SR1 &=~0x01; PWMA_Duty = T_SinTabl if (++PWM_Index >= 200;	le[PWM_Index];)	
	PWM_Index =	0;	
	PWMA_CCR1H = (u8)(PWMA_Duty PWMA_CCR1L = (u8)(PWMA_Duty }	y >> 8););	"When setting the duty cyclebetween
1	<i>PWMA_SRI</i> = 0; <i>P_SW2</i> &= 0x7 <i>f</i> ;		
		30	

- 834 -

22 Enhanced dual data pointer

Two sets of 16-bit data pointers are integrated into the STC12H series of microcontrollers. Through program control, the automatic increment or decrement function of the data pointer and the automatic switching function of the two sets of data pointers can be realized.

22.1 Related special function registers

symbol	description addre		Bit address and symbol								Beset value
-,			B7	B6	B5	B4	B3	B2	B1	B0	
DPL	Data pointer (low byte)	82H	2		60 - A	<u>a.</u> a	n'	84 -			0000,0000
DPH	Data pointer (high byte)	83H									
DPL1	The second set of data pointers (low byte										0000,0000
DPH1	The second set of data pointers (high by	es) ^H									0000,0000
DPS	Pointer selector DPTR	E3H	IDI	ID0	TSL	AUI	AU0	•	ŀ	SEL	0000,0xx0
ТА	Timing control register				¢	с — А	x		0. S.		0000,0000

22.1.1 The first group16 Bit data pointer register (DPTR0)

symbol	address	B7 B6		В5	B4	В3	В2	B1	B0
DPL	82H								
DPH	83H								

BPbw₈ Bit data (low byte)

is high₈ Bit data

(high by the big bound of the first group $_{16}$ Bit data pointer register $_{\mathrm{DPTR0}}$

22.1.2 2^{Group 1} 16 Bit data pointer register (DPTR1)

symbol	address	B7	B6	В5	B4	В3	B2	B1	B0
DPL1	E4H	2							
DPH1	E5H	2							

BPbw₈ Bit data (low byte)

is high₈ Bit data (high bytes) DPH1

DPL1^{and} DPH1 Combined into a second group I6 Bit data pointer register DPTR1

Technical support 19864585985

Selection consultant

22.1.3 Data pointer control register (DPS)

symbo	ol 🛛	address	B7	B6	B5	B4	B3	B2	B1	B0
DPS		E3H	ID1	ID0	TSL	AU1	AU0			SEL
Con 0: 1: ID0 : contro 0 · DF 1 : DF	DPTRI DPTRI DPTRI DPTRI DPTRI DPTRO Aut	utomatic increm Matic increm Automatic d omatic increm Auto increm auto decrem Autom	rement metho ent ecrement ment method ent nent	jd _{ı⊡ı} : g control _{s(⊉} টি≹েশি	(AR) pairder	TR0/DPTR1 TSL				
₀ : Ti	urn off th	e automatic	switching fun	ction						
; E	inable the	e automatic s	switching fund	SUON						
when J	rsiAfter th	e position is	set ₁ , Whenev	er the relevant in	nstructions	s are	sel The	bit is reve	ersed.	
with 1	^{rsi} execute	ed, the syste	m will automa	tically include th	ne relevant					
	instruc	tions as follo	WS: MOV DPTR,#d	lata16						
	INC DPTR									
	MOVC A,@	A+DPTR								
	MOVX A,@	DPTR								
	MOVX @D	PTR,A								
₀ au	tomatic i	DPTR1/DPTR0 ^{use}	, _{AU1/AU0} : Enabl crement funct	etpoffCl ope con ion : Enable	trol bit is a	utomatical	ly increme	nted/Decre	ement cont	rol
⊺ au Note	e: In write	e protected m	node	Bite can	not be ena	bled direct	lv conarate	ly if onabl	led constat	o ly Bitrwill also
	ls auto	matically ena	Naved triggere	d	not be ena	bieu uliect	iy separate	B	it, then AU1	ery and Abr
	by a se	parate enable	e Trac in rete ction	on mechanism (r	eference, I	no effect.ılf	Xauinaed.	ta ien alale vi		t use
	DPTR0/D	PTR1 will be au	utomatically			0	uddittori, (ac ronorning
	increme	nted/decrement	ed. The 3 releva	nt instructions are a	as follows: M	OVC				
	A,@A+DPT	R MOVX A,@DPTR								
	MOVX @D	PTR,A								
$_{SEL}$: Choose	DPTR0/I	DPTR1 As the cu	urrent goal _{DPT}	R						
₀ : Cł	hoose DPT	TRO As a	DPTR							
1: Cho	DOSE DPT	goal as	a DPTR							
SEL	Choose	e a goal det	Nalid for the							
	target M	nov follow	wing instruction	ONS: DPTR,#data16						
	INC	DPTR								
	MOVC	A,@A+I	DPTR							
	MOVX	A,@DP	TR							
	MOVX	@DPTR	R,A							
	JMP	@A+DP	TR							

Data pointer control register (TA) 22.1.4

symbol	address	B7	B6	В5	B4	В3	B2	B1	B0
ТА	АЕН			<u></u>		÷	·		
·	In the regist	er							12

The register is correct $^{\rm AU0}$ Write protection. Because the program cannot be correct $_{\rm ABB}{\rm Make}$ a separate $_{\rm AU1}{\rm And}$ $_{AU1} \text{and} \\$ Write, so when it needs to be enabled separately¹⁰ When, you must use T_A The register is triggered. Transferred are write-only registers.

, when it needs to be ${}_{\rm AU1}{}^{\rm or}\,{}_{\rm AU}$ When enabling separately, you must follow

CLR	the steps belo	W: EA;
MOV	(required) _{TA,#0}	_{AAH} ; Write trigger command sequence 1
		There can be no other instructions here
MOV	TA,#55H	, Write trigger command sequence $_2$
		There can be no other instructions here, write
MOV	DPS,#xxH	protection is temporarily turned off, White carry sender into Des
		Write protection status again ;DSP
SETB	EA	; Turn on the interrupt (if necessary)
Technical support

22.2 Sample program

22.2.1 Sample code 1

Copy the 4 bytes of data from the program space 1000Hto 1003H in reverse to the 0100H to 0103H of the extended RAM, that is,

C:1	000H	·>X:0	103H

C:1001H->X:0102H

C:1002H->X:0101H

C:1003H->X:0100H

Assembly code

The test operating frequency is

P1M1	DATA	<i>091H</i>	
P1M0	DATA	<i>092H</i>	
P0M1	DATA	<i>093H</i>	
РОМО	DATA	<i>094H</i>	
P2M1	DATA	095H	
P2M0	DATA	096H	
P3M1	DATA	<i>0B1H</i>	
P3M0	DATA	0B2H	
P4M1	DATA	0B3H	
P4M0	DATA	084H	
P5M1	DATA	000	
P5M0	DATA	004	
1 5/10	DAIA	ocan	
	ORG	0000H	
	LJMP	MAIN	
	ORG	0100H	
MAIN			
MAIN:			
	MOV	SP, #5FH	
	MOV	P0M0, #00H	
	MOV	P0M1, #00H	
	MOV	P1M0, #00H	
	MOV	P1M1, #00H	
	MOV	P2M0, #00H	
	MOV	<i>P2M1</i> , #00H	
	MOV	P3M0, #00H	
	MOV	<i>P3M1, #00H</i>	
	MOV	P4M0, #00H	
	MOV	P4M1, #00H	
	MOV	<i>P5M0, #00H</i>	
	MOV	<i>P5M1, #00H</i>	
	MOV	DPS,#00100000B	_{TSL} , And choose, Eng) கு
	MOV	DPTR,#1000H	, ^{WIII} 1000H DPTR0 write After selection DPTR1 for DPTR
	MOV	DPTR,#0103H	0103H; ^{will} DPTRI Writing is in
	MOV	DPS,#10111000B	,Set up _{DPTR1} decreasing mode _{DPTR1} Enable the current for the
			and _{AUI} ,And choose DPTR0 incremental mode DPTR0
	MOV	R7,#4	;:AU0 Set the number of data copies
COPY NEXT:			
	CLP	4	
	ULK MOVC		, from The program appear referred to reade date
	and the	ANUA UNTIR	After completion Autometically
			Automatically DPTRI Set to DPTR
	MOVX	@DPTR,A	will Acc add and write the data to Refers to XDATA
			After completion pAutomatically reduce anather ge DPTR

DJNZ	R7,COPY_NEXT	;	
SJMP	\$		
END			

22.2.2 Sample code 2

Send the data in 0100H ~ 0103H of the extended

RAM to the P0 port assembly code in turn

The test operating frequency is

	11.0592MHz	
P1M1	DATA	<i>091H</i>
<i>P1M0</i>	DATA	092H
P0M1	DATA	093H
РОМО	DATA	094H
P2M1	DATA	095H
P2M0	DATA	096H
P3M1	DATA	0B1H
<i>P3M0</i>	DATA	0B2H
P4M1	DATA	0B3H
P4M0	DATA	0B4H
P5M1	DATA	0С9Н
P5M0	DATA	0CAH
	ORG	0000H
	LJMP	MAIN
	ORG	0100H
MAIN:		
	MOV	SP, #5FH
	MOV	P0M0, #00H
	MOV	<i>P0M1, #00H</i>
	MOV	P1M0, #00H
	MOV	PIMI, #00H
	MOV	P2M0, #00H
	MOV	P2M1, #00H
	MOV	P3M0, #00H
	MOV	<i>P3M1</i> , #00H
	MOV	P4M0, #00H
	MOV	P4M1, #00H
	MOV	P5M0, #00H
	MOV	<i>P5M1, #00H</i>

CLR	EA
MOV	TA,#0AAH
MOV	TA,#55H
MOV	DPS,#00001000B
SETB	EA
MOV	DPTR,#0100H
MOVX	A,@DPTR
MOV	<i>P0,A</i>
MOVX	A,@DPTR
MOV	P0,A
MOVX	A,@DPTR
MOV	<i>P0,A</i>

Turn	off interrupt			
,write _D	PS Write pr	otectio	n	trigger command
	_{DPS ;} wri Write p r	otectio	n	trigger command
;DPTR0	Increment	ally eng	ab	lerda bel petretterly 200 se
Turn	on interrupt			
,will	write 010pp	TRØ I	n	
;from _D	PTR0 Refers to	XRAM		After reading the data Automatic addition
Data	mo	outh		
outpu	It to ,from DPTR0	XRAM		After reading the data Automatic addition
Data	Refers to	outh		
outpu	It to ,from DPTR0	XRAM		After reading the data Automatic addition
Data	Refers to	outh		
outpu	It to from PO	XRAM		After reading the data Automatic addition

Dutput to from DPTR0 XRAM After reading the data Automatic addition Refers to mouth . Data output to p0

A,@DPTR

P0,A

MOVX

MOV

STC12H	Series of technical marQfailsial we	ebsitew.STCAL.com	Car gauge MCU Design company	.Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant
<u>)</u> }					
	SJMP	\$			
	END				

- 840 -

23 MDU16 hardware 16 Bit multiplication and division method

Some models of STC12H series microcontrollers have integrated MDU16/16-bit hardware multiplication and division device.

Support the following data operations :

Data normalization (It takes 3 to 20 clocks to calculate the time)

Logical left shift (It takes 3 to 18 clocks to calculate the time)

Logical right shift (It takes 3 to 18 clocks to calculate the time)

16 bits multiplied by 16 bits (It takes 10 clocks to calculate the time)

16 bits divided by 16 bits (It takes 9 clocks to calculate the time)

32 bits divided by 16 bits (It takes 17 clocks to calculate the time $\)$

All operations are based on unsigned shaping data types.

23.1 Related special function registers

symbol	description	address		Bit address and symbol							Beset value
Symbol		uuuress	В7	B6	B5	B4	B3	B2	B1	B0	These value
MD3	MDU Data Register	FCF0H		MD3[7.9]				0000,0000			
MD2	MDU Data Register Data Register	FCF1H		MD2[7:0]				0000,0000			
MD1	MDU Data Register	FCF2H		MDI[7:0]				0000,0000			
MD0	_{MDU} Data Register	FCF3H		MD0[7:0]				0000,0000			
MD5	Data Register Data	FCF4H		MD5[7:0]				0000,0000			
MD4	Register Mode Control	FCF5H	6	MD4[7:0]				0000,0000			
ARCON	Register Operation	FCF6H	MODE[2:0] SC[4:0]				0000,0000				
OPCON	Control Register	FCF7H		MDOV				· .	RST	ENOP	0000,0000

Technical support 19864585985

23.1.1 **Operand**¹**data register (** MD0[~] MD3⁾

symbol	address	В7	B6	В5	B4	В3	B2	B1	B0
MD3	FCF0H				MD3[7:0]				
MD2	FCF1H	- -	MD2[7:0]						
MD1	FCF2H	-	MD1[7:0]						
MD0	FCF3H				MD0[7:0]				

23.1.2 **Operand**²**data register (** MD4[~] MD5⁾

symbol	address	B7	В6	В5	B4	В3	B2	B1	В0
MD5	FCF4H	MD5[7:0]							
MD4	FCF5H	5			MD4[7:0]				(

$_{32}$ Divide by bits $_{16}$ Bit division :

Divisible number : {MD3,MD2,MD1,MD0}

Divisor : {MD5,MD4}

Quotient : {MD3,MD2,MD1,MD0}

remainder : {MD5,MD4}

 $_{16}$ Divide by bits $_{16}$ Bit division :

Divisible number : {MD1,MD0}

Divisor : {MD5,MD4}

Quotient : {MD1,MD0}

remainder : {MD5,MD4}

16 Multiply by 16 Bit multiplication :

Multiplier : {MD1,MD0}

multiplier : {MD5,MD4}

product : {MD3,MD2,MD1,MD0}

32 Bit logic shift to the left,Logical right shift

32 **Operand**: {MD3,MD2,MD1,MD0}

BiOpetranormalization 1, MD0}

- 842 -

Mode control register (ARCON **MDU** 23.1.3

), the number of clocks required for the operation

symbol	address	B7	B6	В5	B4	В3	B2	B1	B0
ARCON	FCF6H		MODE[2:0]		Ţ.	<u> </u>	SC[4:0]	<u> </u>	
MODEI2:01	Mode select	ion							

MODE[2:0] :

MODE[2:0]	pattern	Number of clock	s Operation instructions	
1	Logical right s	shift ^{~ 18}	$\mbox{ will }_{\{MD3,MD2,MD1,MD0\}}\mbox{Shift the data to the } $SC[4:0]^{\mbox{bit}}$, right _{MD3}\mbox{The high replenishment }_{0}$	
2	Logical left sh	ift 3~ 18	will {MD3,MD2,MD1,MD0} The data in the shift $SC[4:0]^{bit}$, to the left $MD0$ The low complement $_0$	
3	Data normaliza	tion ^{° 20}	correct {MD3,MD2,MD1,MD0}The data in it is logically shifted to the leHigh-level_0 Remove all of them so that enhighest position is1, The number of Is recorded in sc[4:0]In	ft, and the data f digits of the lo
4	₁6 Bit×bit ₀	10	{MD1,MD0} × {MD5,MD4} = {MD3,MD2,MD1,MD0}	
5	₁₆ Bit 位 bit	9	{MD1,MD0}+ {MD5,MD4} = {MD1,MD0} {MD5,MD4}	
6	₃₂ Bit 位 bit	17	{MD3,MD2,MD1,MD0}* {MD5,MD4} = {MD3,MD2,MD1,MD0}*** {MD5,MD4}	
other	invalid			

SC[4:0]: Number of digits of data movement

SC

when_{MDU} Used to set the left shift/When the number of digits shifted to the right is in movement mode,

Is the actual number of digits moved by the data after the data is normalized

23.1.4

(

 when_{MDU}

When it is a data normalization mode , so Operation control register (OPCON) MDU

symbol address В7 В5 В4 В3 В2 B6 B1 B0 OPCON FCF7H MDOV RST ENOP

Overflow flag (read-only flag)

MDU MDOV

In the following cases,

 $_{MDOV}$ Will be automatically set by mediated are :

mWhphdaeodivisgreater than When the software write here the hardware will automatically clear

MDU RST: Maitway are at the trigger software Teset ardware is automatically cleared to zero after

Note: Software reset MDUWhen multiplying and dividing usits is complete. The value of the register will be cleared.

ENOP : MDU ARCON The module starts to calculate A there the calculation is completed? the flandware will automatic

ENOP $_{\ensuremath{ENOP}}$, when The software can be rightset back₁, Circular query change from to to indicate that the calculation is complete. 10 The module is enabled. Write trigger MDU

Technical support₁₉₈₆₄₅₈₅₉₈₅

Selection consultant

23.2 Sample program

$\rm c$ $\,$ Language code $\,$

The test operating frequency is

#include "reg51. h"		
#include "intrins. h"		
#define MD3U32	(*(unsigned long volatile xdata *)θxfcfθ)	
#define MD3U16	(*(unsigned int volatile xdata *)0xfcf0)	
#define MD1U16	(*(unsigned int volatile xdata *)0xfcf2)	
#define MD5U16	(*(unsigned int volatile xdata *)0xfcf4)	
#define MD3		
#define MD2	(*(unsigned char volatile xdata *)0xfcf0)	
#define MD1	(*(unsigned char volatile xdata *)0xfcf1)	
#define MD0	(*(unsigned char volatile xdata *)0xfcf2)	
	(*(unsigned char volatile xdata *)0xfcf3)	
#define MD5	(*(unsigned char volatile xdata *)0xfcf4)	
#define MD4	("(unsigned char volatile xdata *)0xfcf6)	
#define ARCON	(*(unsigned char volatile xdata *)0xfcf7)	
#define OPCON		
sfr P_SW2 =	0x84:	
//16 Bit multiplication		
unsigned long res;		
unsigned int dat1, dat2;		
$P_SW2 \models 0x80;$		
MD1U16 = dat1;		Access to extended registers
MD5U16 = dat2;		User given
<i>ARCON</i> = 4 << 5:		Urser given
OPCON = 1		$Position_{*I6}$
while $((OPCON \notin I) I = 0)$.		Wait for the calculation to complete
		//32 Bit result
res – mD5032;		
//32 Divide by bits bit		
unsigned long res;		
unsigned long dat1;		
unsigned int dat2;		
$P_SW2 \models 0x80;$		
<i>MD3U32 = dat1;</i>		Access to extended registers
<i>MD5U16 = data2;</i>		Juser given
<i>ARCON</i> = 6 << 5;		Urser given
<i>OPCON</i> = 1;		position/ ₁₆ ,
while((OPCON & 1) $! = 0$);		Wait for the calculation to complete
res = MD3U32;		Position quotienthe remain deviat the Minits is
		16

Move left or right

STC12H	Series of technical mar@failsial websitev.STCAL.com	Car gauge _{MCU} Design company	Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
unsigned lo	ng res;			
unsigned lo unsigned ch	ng dat1; ar num;	∥ Number	of shifted digits _. Given by the	euser
<i>MD3U32</i> = <i>ARCON</i> = (<i>//ARCON</i> = <i>OPCON</i> = 1	dat1; 2 << 5) + num; (1 << 5) + num; ;;	//daUser-gi /ớřt shift n /,³bit shift Start the	ven node mode, bit shift mode calculation	
while((OPC res = MD3U	ON & 1) ! = 0); /32;	Wait for //32 Bit res	the calculation to complete	

Schoo

- 845 -

A^{Appendix} Compiler (assembler)/Emulator usage guide

What kind of compiler should be used for the MCU?/Assembler? A STC

 $_{\rm Q}$: Any old-fashioned ______ compiler/Assemblers can be supported, and they are the popular to use

Keil How should he	ader file	s be inc	uded in the environment
: After installing the drive	r and he	ader file	s according to the steps shown below, select when creating a new project is in the source file
Direct use" #include <stc12h_1< th=""><th>h></th><th></th><th>"That is, the inclusion of the header file can be completed. If selected when building a new project</th></stc12h_1<>	h>		"That is, the inclusion of the header file can be completed. If selected when building a new project
8052/87C52/87C54/87C58	or	Philips	Compilation, the header file contains P87C52/P87C54/P87C58 <ree51, h=""> That's it, but</ree51,>

^{STC} The new special function register needs to be declared by the user.

^{1, installation} Keil Version of the simulation driver



As shown in the figure above, first select the "Keil Simulation Settings" page, click "Add MCU model to Keil", and in the following directory se window that appears, navigate to the installation directory of Keil (generall) After al Ote", Char eiro), pt letter shown on the right in the figure l information, indicating that the installation was successful. The emulation driver that will be installed at the same time as adding the header file installation directory of the driver and header files is shown in the figure above.



Fortune
 Fortune
 Fortune
 Fortune
 The tune
 Th

Create a project in

Keil 2, If the

Keil When you select the chip model when creating a new project," there will be "

driver installation in the first step is successful, then

eneric CPU Data Base	ieneric CPU Data Base	
STC MCII Database	Generic CPU Data Base	
	STC MCU Database	
	NuVoice Database	

Then select the response from the list Model, we choose here'

Verder STC		
Device:		
STC15W104 STC15W104 STC15W1046 STC15W2045 STC15W2045 STC15W20345 STC15W20355 STC15W203254 STC15W20325 STC15W2032 STC15W203 STC15W203 STC15W20 S		
STC90058RD+	10 A	

Add the source code file to the project, as shown in the figure below :

"Of the model, click "OK" to complete the selections

Selection consultant



Save the project, if the compilation is correct, you can

set up the following project An additional note:

Series of technical marQffilsial websitev.STCAL.com

when it is created is an an and there will be a startup file "When added to the project, there is a macro named

Car gauge MCU Design company

"IDATALEN "The macro definition, when it is used to IDAsize in it. The default value is 128, That is, hexadecimal 80H,

IDATA The same size. So when defined as IDATA 80H, then STARTUP A51

The code inside will be IDATA 00-7F RAM 0 Initialized to; similarly, if it is defined as IDATA 0FFH, It will IDATA

of 00-FF RAM 0 Initialized to.

STC12H



Although the series of microcontrollers Byte (00-7F of DATA and 80H-FFH of IDATA), but because of the

Number and related test parameters, if the user needs to use this part of the data in the program, the RASTCEM Be sure not to write the last byte 17 Defined as IDATALEN

₃, Project settings, select^{TC} Simulation driver

Technical support

Selection consultant 13922805190

C Des Coulting		Terror I	Willow Lowe	Martin Di Colore
Lord Speed to	Bad-Tree	service i	The Magnetic	Mores al Lines
Loud Applicate Initialization File:	on at Slackap 🔯 Aunotou	naidl	C Load Apple Initialization File	anton of Statup (2) (Kan to maint)
Rester Data 77 Binsk pe 17 Welch 17 Nerwy	F CON		Pentoes Data V Bendepe V Welch V V Mencey	ug Sector Betings evis P Toolbox Windows Display
OPU OLL	Baudrate 115000	3	Dover DLL:	Parameter
SBORT DUL	Canit	-	SRI051, DLL	
DiskgDUL	A.		Dielog D LL	Parameter
DESI DUL		arce	TPS1.DLL	e51

As shown in the figure above, first go to the project's settings plagetings plage," Step 1 select the hardware simulation on the right" Use ... " Step 1, select "In the simulation driver drop-down Nist" "Item, then click " Steps" Button, go to the next

On the setting screen on the surface, set the port number and baud rate of the serial port, and Knet bisuploiate is egseterally seteptete.115200

,, Create an simulation chip



Prepare one Series or STC&F STC&A Series of chips, and connect to the computer's serial port through the download board, and then as The correct chip model, and then go to "kthe "Simulation settings" page, click the button of the corresponding model, when the program dow The production is complete.

5, Start simulation

Connect the completed simulation chip to the computer through the

serial port. After compiling the project we created earlier to no errors appreciation of the series
If the hardware connection is correct, it will enter a debugging interface similar to the following, and the current

simulation driver version number and the current simulation monitoring code firmware version number will be displayed

in the command output window . The matin weo allawable mean ber before the minu ber of any already a start the speed of debugging).



Simulation precautions :

 P3.0/P3.1
 Two ports, but does not occupy the serial port, the user cattle connect the serial port is serial port, the user cattle connect the serial port is serial port.

 1
 Simulation monitoring program occupies

 8
 RAM(XDATA) The last

 768
 Bytes, the user cannot access this area TA

 9
 enter

² Simulation monitoring program occupies internal expansion Line write operation

- 850 -

BAppendix How to make the tradigional Single-chip microcomputer learning board

The traditional 8051 single-chip microcomputer learning board does not have a simulation function. For the traditional 8051 single-chip microcomputer required. The physical picture of the conversion board is shown in the figure below. The pin arrangement after conversion is basically the same as that of can realize the simulation function of the standard 8051 learning board.



The following figure is the schematic and and the conversion board and



The conversion board can be used for STC8G series LQFP48 to STC89C52RC/STC89C58RD+ series simulation.

The picture below is a schematic diagram of the function of the conversion board



attention :

Due to the built-in high-precision R/C clock, no external crystal oscillator is required. XTAL1 and XTAL2 are empty . WR and RD are (WR/P4.2 and RD/P4.4) instead of the traditional (WR/P3.6 and RD/P3.7).

(In the conversion board, P4.2 and P3.6 are connected together, and P4.4 and P3.7 are connected together. When the user needs to use this conversion board to access the external bus, P3.6 and P3.7 need to be set to the high impedance input mode, so that P4.2 and P4.4 normally output bus read and write signals; if you do not need to access the external bus, you need to P4.2 and P4.4 Set the high impedance input mode, 3.6 and P3.7 is ordinary I/O.)

Since the STC8G series MCU is a low-level reset, it is not compatible with the high-level reset of the traditional 8051, so the RST pin is floating, and the reset button on the conversion board is replaced by a reset circuit.

${}_{C} \text{Appendix}_{STC\text{-}USB}$

Driver installation instructions

Windows XP installation method

Open $V_{6.79}$ Version (or updated version) of STC-ISP Download the software, the downloaded software will automatically copy the driver fill directory

#11日日 STC15 #184854 ※ 刊録記 Auto ※ #11日日 STC15 #184854 ※ 刊録記 Auto ※ 第1日日日 ※ 1日日日 第1日日日 ※ 1日日日 ※ 1日日日 第1日日日 ※ 1日日日 ※ 1日日日 ※ 1日日日 ※ 1日日日 ※ 1日日日 ※ 1日日日 ※ 1日日日 ※ 1日日日 ※ 1日日日 ※ 1日日日 ※ 1日日 ※ 1日 ※ 1日日 ※ 1日日 ※ 1日日 ※ 1日日 ※ 1日 ※ 1日 ※ 1日日 ※ 1日日 ※ 1日日 ※ 1日 ※ 1日 ※ 1日日 ※ 1日 ※ 1日日 ※ 1日 ※ 1日 ※ 1日 ※ 1日日 ※ 1日 ※	第11日日の日本日本日本日本日本日本日本日本日本日本日本日本日本日本日本日本日本日		REIGRA RI• ■ OF DCS UFRE	程序 SB線大 /PME DAC	edutera (1 - 1) (201 []) Ficilit	/##.8. 1020 1504	a***a * · *	一般の日本
acad E Ferrandi AL Affrence (#	2.4 2.4	ゴム之片	1979年 和中空间	SB.H	TEPRON	1/0	正可編	16
 ● 选择使用内型180时种(不选为外型时中) 輸入用戶程序运行时的180線率 ● 使用快速下载模式 ● 使用快速下载模式 ● 下达%局部时,100 2/10 5 200 1 可能程序 ● 上电型位线用物法域时 ● 贫位和用物法域时 ● 贫位和用物法域时 ● 贫位和用物法域时 ● 贫位和用物法或时 	STU ISPERMUSE STU ISPERIESE STU ISPERIESE STU ISPERIESE STU ISPERIESE STU ISPERIESE STU ISPERIESE TRESS TRESS STU ISPERIESE TRESS TRESS STU ISPERIESE STU ISPERIESE STU ISPERIESE STU ISPERIESE STU ISPERIESE STU ISPERIESE	5538 5538 5538 5538 5538 5538 5538 5538	4K 1611 2411 2411 401 4511 401 451 5611 601 6411 653 51 6K 1618	2045 2048 2049 2049 2048 2048 2048 2048 2048 2048 2048 2044 2044		6606666666666		×
法指はマービルの構成工作地圧 2.75 V ・ 上地域加速時時や出からお面(約) 着「別の同時時から成果的 226 ・ 下他、所提 単立 重要の発見	 	的いり 第22支持中国法 2支援 2支援 2月15日 7月15日 7月15日 7月15日 7月15日 7月15日 第1日 第1日 第1日 第1日 第1日 第1日 第1日 第1日 第1日 第1	Contraction Contraction Alternative Contraction Contra	開ま 5万可立 開設日本	a en C			

insert USB Device, after the system finds the device, the following dialog box will automatically pop up, select the "No, not for the time being



- 854 -

Select "Automatically Install Software" in the dialog box below (recommend) "item

找到新的硬件向导	
	这个向导 帮助您安装软件 : STC USB Low Speed Writer
	如果您的硬件带有安装 CD 或软盘,请现在格 其插入。
	您期望向导做什么? ④目动安装软件(推荐)①) ○ 从列表或指定位置安装(高级)(S)
	要继续,请单击"下一步"。
	< 上一步 (B) 下一步 (B) > 取消

In the following dialog box that pops up, select the "Still Continue" button



Next, the system will automatically install the driver, as shown in the figure below



Shenzhen Guoxin Artificial Intelligence Coopletatic distributor phone numbers

The following dialog box appears to indicate that the driver installation is complete



Technical support

Selection consultant₁₃₉₂₂₈₀₅₁₉₀

At this time, the STC-ISP The list of serial port numbers in the downloaded software will **Device at additional by splay** the device at a series of the downloaded software will be added at the downloaded at th

●日号 2000 000 Merrier Cost 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	工作電話・	-	a]• 🔛	saut:	ts =	102	• 18.0	-
2014年上 20000 回動第十5時間沖回				同時間	1981 []) [1881 [])	CEPBON	口時報	a chi
HT AN SER TH AND IN HAMMENTS IN THE	2.4	工作电压(V)	程序空间	53.44	TEPEO#	1/0	工时编	14
 ● 法提供用内部180所料(不迭为外部所料) ● 法从用户程序运行时的加快编集 ● 使用快速下载模式 ● 下达7年后前时, ra 2/rs 3月0/r8寸可下载程序 ● 上电数位使用转长级时 ● 复位制用柱(100) ● 发作将压载定(梁止矫正中断) ● 张玉香调电距 2.43 Y 	STO DEPENDENT STO DEPENDENT	5.5-3.8 5.5-3.5 5.5-3.5 5.5-3.5 5.5-3.5 5.5-3.5 5.5-3.5 5.5-3.5 5.5-5.	46 162 241 341 451 561 602 641 635 841 85 84 85 162	2048 2048 2049 2049 2049 2049 2049 2049 2049 2048 2048 2048 2048	511 451 371 232 211 111 32 12 12 12 511 451	********		16
● 紙石和加止200%時期 漁路ロシーCara構造工作地度 2.78 V ● 上地址加減出時計由時的計画(7%) 著行時同时計畫時間系統 252 ●	有名用:各10次期間 有名用:新聞時間時 行用: 元片上明石 間特記目 相关:00 10 8月2日 10 9月2日	100×/0 第日2支援制で目達3 第日4日11日第二次 発音力能取用日 2月15年17月1日 2月15年27年27月 2月15年27年27月	0.5:20 00.0045776 0.5216-0.005 1.772 2 4.774 5	開去 気が可正	w son			
下北/病語 下北 東京病程 松利和の出現 注意/格面 重复活动 > 25 %	为外正者时 d/r1 4 相比比时也常	两个日至 Fill的 自然两个日设置。	和說	田、豊厚 以合口(1)	x			

- 859 -

Windows 7 (32-bit) installation method

Open V6.79 Version (or updated version) of STC-ISP Download the software, the downloaded software will automatically copy the driver file directory

时机型号	STCI BPG/K#884	• 5 \$\$\$\$\$ Anto •	出口助手 Keilt	·直设置 范标频	医 活动化	的情况特	品 液物3	r) pr	a (1995)	84 ·	
出口号	CENU	• 扫描	2455	and the second se	Sec. 24	riterrat		Galine	NV-Nu	-	
H-MAR	2400 ··· · · · · · · · · · · · · · · · ·	. 00011 3000 ·	工作电压 * * 程序空间 * * SLAD大小 * * 10数里 * *								
and so that i	12101 - 1001 - 1000	CONTRACT PROPERTY AND	100146 4	and a state	and introk	/re =	iner me	ILIPPO	- HUR	20	
LITERIES .	Di seri scalenteri	er miller den	JESA -		-0CI	/DC	19414	ani nos	"一词作	種电影	
\$0.00	图 和特许5时现中区	EL 17 GEFAR	日本語の日	「「「「「「」」	변제함 !!		上の書言				
60000	图 教育名目100萬中区	打开组织的双件	10.4117	11197-560/1	ARE FRAME	TRUCTON	an ann a				
被件选项	航机下航/18/17 程序	和語馬後前 下手	1995 1995	工作电压 01	推荐空间	5348	111308	1/0	冠間	.8 *	
10/ 14.00.4	and the last strend by preside at	11 days dials	STUDIESSESS	5.5-3.6	11	2043	576	42			
N. 1934 R	0月19月11日9月14日2月	YALMEN BARN	STELESCHESSE	5.5-1.8	381	2010	4500	47	1		
輸入用戶	理序运行的组红矿频率	· Mar	STC105253452	5.5-3.6	248	2043	STK	42	1		
2.使用望	建下数模式		ST01572E3252	5.5-3.8	MX	2343	296	47	E.		
T-YOS	Billit, ro 2/10 070	103日下朝程序	STO157284082	9,940,8	408	9949	21K	-12	6		
A Lett	FOR MALE SHOULD BE AVAILABLE		STC1SP284992	6,6-3,8	486	2049	136	-12	8		
1. 1 6. M	ALL REPORT OF PLANETS		BTC15P245032	9,940,8	56E	20140	-SE	*2	6		
N MUR	19月1年1月1日日		STOLSPERBICE	6.5-3.8	BOK .	2043	13	*2	6		
王介祥使	結實位《學止發문中國	1	3AP157286122	5.5-1.8	838	20143	IAF	42	ff.	14	
低压板	1.69.2 E.69.7		d BL					1			
艺术田和	THE IT SEPTION AND T	and the second second								-	
14.20	HE COLUMN T ON T	2.78 V m	The second second second								
Lat 1	NARAHAN SERVICE HAR STATE	UTHIN COLUMN	利用の通知に行用の	(EP/SA/D - SA (S) to de la transferio	1712 in 18						
LEE	IUNHSPHEATCANE	IT JRJ	PL-SS. GR-ST& SC T	CARTON SALA NOT	DELLA						
第118	除时器分照系数	52	· 注意: 茲於上島區(的自己的现在分词	如日均大调	周右	-				
10529	A Station and the second second	185	REPOSED10	総理の重の同日	新設設備設備の	हराला	()东部州				
			12 3/PL 1	2P3 T/P4 2294	4/19.5	1	24				
下载八	1011 1011	重夏爆狂	另外还有自己心行口。	这个口花上用 的	达到把热声	美的	E				
168 MO	建成 注意/常期	###5011 a & +	PORTO ICIN	alersi ta ka	-3411-12-12	CONCERN IN					
Silling and											

Selection consultant₁₃₉₂₂₈₀₅₁₉₀





Technical support₁₉₈₆₄₅₈₅₉₈₅

At this time, the STC-ISP The list of serial port numbers in the downloaded software will **Device** at a bit of serial port numbers in the downloaded software will **Device** at a bit of serial port numbers in the downloaded software will **Device** at a bit of serial port numbers in the downloaded software will **Device** at a bit of serial port numbers in the downloaded software will **Device** at a bit of serial port numbers in the downloaded software will **Device** at a bit of serial port numbers in the downloaded software will **Device** at a bit of serial port numbers in the downloaded software will be bit of serial bit of serial port numbers in the downloaded software will be bit of serial bit of serial port numbers in the downloaded software will be bit of serial bit of serial port numbers in the downloaded software will be bit of serial bit of serial port numbers in the downloaded software will be bit of serial bit of serial port numbers in the downloaded software will be bit of serial bit of serial port numbers in the downloaded software will be bit of serial bit of series at a bit

单片机型号 曲口号 胎氏器接革 后的地位 (~000)	570) 594394854 570 (168 Arriter (16580) 5400 · 首称化的现在 2 前称代码现在 2 前称代码现在	 (1988) Auto · (1988) · (19		連接型 200株 2000年回び185 中 程序空 単ロ ・ ・) 「 1 (20月2日)		1月1日日 1日日日 1日日日 1日日日 1日日日 1日日日 1日日日 1日日	は 一 法 が 本 が 本 が に 一 、 た 本 で 一 、 本 一 、 、 、 、 、 、 、 、 、 、 、 、 、	ESHIRG ELYRON		
被件运动	動机下動/98/87 程序法	0括后接稿 下手 * * *	28	I FREE (*)	推荐空间	SHAR	TIENON	1/0	射播	8.
2 法保留 制入用户 使用使 下 上电测 可 分子 医 低压的 法保证 一 上电测	用内容如此时转 (不达为) 程序运行的的100 版章 建下数模式 - 启动时, r3 2/13 3天0/0 位使用较大运时 用作1/0口 在原位《禁止条压中群》 (例电压 2.83.7 等止527300操作 r0-Care能压工作地压 (位时由硬件的和绝达的)	· (11年1月14年) · (11年1月11日) · (11年1月11日) · (11年1月11日) · (11年1月11日) · (11年1月11日) · (11年1月11日) · (11年1月11日) · (11年1月11日) · (11年1日) · (11年11日) · (11年11日) · (11年11日) · (11年11日) · (11年11日) · (11年11日) · (11年111) · (11年111) · (11年111) · (11年111) · (11+	STUTIER PERSON STUTIER PERSON STUTIE	5,5-2,8 5,5-2,8 5,5-2,8 5,5-3,7 5,5-3,5-5,5-5,5-5,5-5,5-5,5-5,	相王 1886 2988 2988 2018 688 688 688 688 638 638 638 638 638 63	2049 2049 2049 2049 2049 2049 2049 2049	SIR 490 3012 200 2015 101 101 101 101 101 101 101	12555555555		
81(7)0 7:552 1939/00 1939/00	11日日か祝乐計 200 11日 (月日) 11日 (日日) 11日 (日) 11日 (日日) 11日 (日) 11日 (日) 111 (日) 111 (日) 111 (11) (11) (11) (11) (11) (11) (11)	* . 10.00000 10.00000 10.00000 10.00000 10.00000 10.00000 10.00000 10.00000 10.00000 10.00000000	建建一结计上电话 服装运行。 相关证。时 6/10-1 2,3/21-12-3/21 只用 27411-0/21 初始(12)均量	新有力で加速的項目 設置対象の項目 (2月、42日、42日 (2月、42日、42日 (2月、42日、42日 (2月、42日、4月) (2月、42日、4月) (2月、4日、4月) (2月)(4日、4月) (2月)(4日、4月) (2月)(4日、4月) (2月)(4日、4月) (2月)(4日、4月) (3月)(4日、4月)(4日)(4日) (3月)(4日)(4日)(4日)(4日)(4日)(4日)(4日)(4日)(4日)(4日	teoEthytya soarte (soart 1/12.2 4/14.5 1/2008 (soart 2008 (soart 2	899. 6,81	imen Let			

Note: if Windows 7 Next, the system does not automatically install the driver, please refer to the installation method driver.

method

- 862 -

Technical support 19864585985

Selection consultant 13922805190

Windows 7 (64-bit) installation method

Due toWindows7.64Under the default state of the bit operating system, drivers that are not digitally signed cannot be installed successfullInstallSTC-USB, before driving, you need to follow the steps below to temporarily skip the digital signature, and the installation will be successfully

Restart the computer first and keep pressintly a fallowidiggstartup screen appears



Select "Disable driver signature enfortiendegital signature verification function can be temporarily turned off after startup

Technical support 19864585985

Selection consultant 13922805190

Device, and open "Device Manager"into the sente with a yellow exclamation ""ark iDethic eleivit belisight-click menu of the device In, select "Update driver software"

Children and REAL PROPERTY. 🗰 🔶 🖹 🛅 💷 📓 🛄 🛤 🕼 🐙 🚳 · 17 (17 (18) (18) (18) 課件 · II MATA 💿 🚺 Eisensch Eisensch 265.228 3 C GALLERS · Call INS ATAMATAN 投资器 #8.56m ٠ 日 単行家後近 2 2 88 一 共産の主夫 100-000 Miles 1 图 性能 1295986 一边现在 」 」 三 一 ご 1 111 内存性术意识程序 H 2471 * ()) HEGH 1.68802769 161.16E - 0日 人口中日 世際部分程序はは行い 4 22.1 熱型(2) 1 85ks 2016-01-1 STATE SHARES STAT 🔮 miest Bitters. * 88.98 10868 为资源研究的处理影响及保持性的情况

50

In the dialog box below, select "Browse computer to find driver software"



- 865 -

Click the "Browse" button in the dialog box below to find the previous sample directory of the driver (for example: the previous sample directory of the driver (for example: the previous sample directory of the driver (for example: the previous sample directory of the driver (for example: the previous sample directory of the driver (for example: the previous sample directory of the driver (for example: the previous sample directory of the driver (for example: the previous sample directory of the driver (for example: the previous sample directory of the driver) of the driver (for example: the previous sample directory of the driver) of the driver (for example: the previous sample directory of the driver) of the driver (for example: the previous sample directory of the driver) of the driver (for example: the previous sample directory of the driver) of

Bit to

For "", the user sets the path D:\STC-USB

actually The decompression (in the provident of the provi

) 更新驱动程序软件 - USB				X
浏览计算机上的驱动程	序文件			
在以下位置搜索驱动程序软件:	č		[]	
☑ 包括子文件夹[])			刘范(氏)	
从计算机的设备驱: 此列表将显示与该设备兼 所有驱动程序软件。	动程序列表中选择(<u>L</u>) 溶的已安装的驱动程序软件	,以及与该设	备处于同一类别下的	
			下-步(N)	取消
	1	3		

When the driver starts to be installed, the following dialog box will pop up, select "Always install this driver software"



Schoo

Next, the system will automatically install the driver, as shown in the figure below



- 868 -

The following dialog box appears to indicate that the driver installation is complete

关闭(C)



At this time, in the device manager, the device with the yellow

STC USB Low Speed Writer "The setting

exclamation mark before will be displayed as " Backup name" at this time.



50

Opened before_{STC-ISP} downloadThe list of serial port numbers in the software with the desired of series with the

2013 前523 1045 · 空线 · 2 1033 · 2	 (人) (本) (本) (本) (本) (本) (本) (本) (本) (本) (本	a	国 SLAR大 「NC 副語語	小 list [] Lists	n o dan N tuj M rece	ai 1 00098 8 W (* - 日日格 - 日日格	「「「「「「」」」
14	工作电压的	RRCH.	SIM	THENON	1/0	封護	а.
STUDIERCEASES ST	5 5-2.8 5 5-2.8 5 5-2.8 5 5-2.8 5 5-3.8 6 5-3.8 6 5-3.8 5 5-3.8 5 5-3.8 7 5-3.	18日 18日本 2日本 2日本 2日本 2日本 2日本 2日本 2日本 2日本 2日本 2	2043 2043 2043 2043 2043 2043 2043 2043	538 485 338 258 258 138 51 138 51 138 51 138 51 138 51 248 248 248 248 248 248 248 248 248 248	1255555555555	8 8 8 8 8 •	
2.4.97 1.4.071 4 2.4.97 1.4.071 4 1060.01030			#.89	bet.			
	NHT BISCOM I (num) F + Bits · Piers H Filts · Piers H Filts · Filts	新田 新田 新田 新田 新田 新田 新田 第四 第回 第		NHX NHX <td>2003. <td< td=""><td>NHT NHT NHT<td>NHX School & March & M</td></td></td<></td>	2003. 2003. <td< td=""><td>NHT NHT NHT<td>NHX School & March & M</td></td></td<>	NHT NHT <td>NHX School & March & M</td>	NHX School & March & M

Shenzhen Guoxin Artificial Intelligence Coondestic distributor phone: number

- 871 -

Windows 8 (32-bit) installation method

 open
 V6.79
 Version (or updated version) of STC-ISP
 Download software (Due to permissions, in)
 Do not download the software

 The driver files will be copied to the relevant system directory and need to be install@finiah.weibsite thewnload stc
 user. First from "(or later version), download and unzip to the local disk, then stc-isp-15x%C3%Ep"
 The driver file will also be extracted

Go to "" in the current decompression directory (for example, the downloaded compressed tip"to"

Driver The driver is in the "" directory) STC-USB F:(STC-USB Driver

和L型号 STU35#ARA:SA	✓ 戶/節則性 kate ⋈	888808文件 網口	助手 Kail 伤机	182 28	隆序	运型2/价格	/群晶	表持车;	十調・
#400号 CON	y 33∰	2012	16-2211-3	8,07	S右引用	咖中到的	建模型	位使用工	AL.
63599 2400 V 8280	·····································	工作电音 *	# 程序空	a •	锦湖大	4.4	- 105	物理・	ų.
Canal de C	Witte Contraction (197	W-16 4	#n:	ANT THE	/E901	Ger D		一批移	21 (0)
The second second second second	打用规模分件	SQ. 45 T		Part Lott	/DIC	Land School of a	CTUWE		将电线
COMPANY CONTRACTOR	direstrait.			副時間に		企業再想			
100 ABRITHME TE	打开加和加克件		1.049 HSW1	venianas	(Cal. 164	and the second second			
時透視 截机下载Auvur 程序的	如田后传输 下引 1	型標	工作电压(*)	程序空间	5145	III III	I/D	索相響	4.6
T and do the class of the Property	L 2010/10 1	SECTORESONS 2	5.5-0.8	86	2048	538	#2	6	
心态神经他们因如此可得到小弦入影	(g-mille)	STOISFERINGS:	5.5-0.8	163	89.49	453	42	0	
临入用户程序运行时的印刷军。	(1050) v 增化	STUDY 212452	5.5-3.4	241	2040	371	42	4	
7 使用快速下艇投伏		STUBRINGS	5.5-1.8	121	2548	INT	42	10	
TEXTS addition a consistence	の前下数で成	SEC168284032	5.5-3.8	401	2943	211	推	4	
A LONG AND THE REAL	-i-di South	SECIEFS284852	5.5-0.8	19	2041	138.	载	4	
自己也更可可用地本利时		SECURERENDESE	1.5-3.8	1001	2045	CK .	42	4	
2 費性時間作工/0日		SECISFERNOSE	5.5-3.8	803	6605	LK.	2	6	
2.元许氏在重约(禁止长压中断)		LAP15F236132	5.5-0.8	Ito	2049	IAT	42,		
6. F-16.900 F 2.43 T		TEC-EDISONO.	E-E-17-0	#1 <#	00.00	-14.8	14		1
Z) (C. TED-118 - FEFT MORE /		1.1							
A REAL PROPERTY AND A REAL PROPERTY.	A 44 4 1 1 1 1	1994 - Contract - Cont	21110-						
Shine Line Co. All Marth Head He	E 28 P	一直9連續10位時間	W4/1						
」上电灵位时由操作自动启动自动	399	有效已要增加加持	的。医疗中国教授	到现生得					
香门肉运时潜分频系统 25%	· · · ·	注意: 芯片上电,后	新有与市场相关的	300日均为票	潮流				
	¥.	豊裕悠然日:	员要为非济自口	或運動換現	武方司至	常使用			
		P2 3/92	DP3 7/P4 2/P4	4/P4 5					
下载/编程 示止	重要编程	另外还有约 0/71。	两个口在上现	力操作的影	出现	Ε.,			
The same of the second s		-9/831KP705	ADDALLING	7880, E48, 840	2001-18	718			
#21 (2014) (21 (A) (A) (21 (A) (21 (A) (A) (21 (A) (A) (21 (A) (A) (21 (A)	and the second of the second se								

- 872 -

Technical support

Selection consultant₁₃₉₂₂₈₀₅₁₉₀

Device, and open "Device ManageFinkothesentewith a yellow exclamation mark iDethic elevided isight-click menu of the device In, select "Update driver software"

文件(F) 操作(A) 宣章(V) 帮助(H) 中心 (前) [1] [1] [1] [1] [2] [2] [4] [3] [4] [3] [4] - (4) (4) (4) (5) - (4) (4) (4) - (4) (4) (4) (4) (4) - (4) (4) (4) (4) (4) (4) - (4) (4) (4) (4) (4) (4) (4) (4) (4) (4)	
▶ ◆ 〒	
 ○ 磁急派効器 ○ 存储控制器 ● 計印以列 ● 単地 	
 ○ 存储控制器 ● 打印以列 ● 電池 	
· 编打印以列 · 梁 电地	
0 🤕 电油	
▷ /墨 计算机	
▶ 🌉 監視器	
4 🕞 其他设备	
200 東新設动理序软件(P)	
·····································	
2 4 元音 卸版(U)	
(R) (R) (R)	

SCAR
In the dialog box below, select "Browse computer to find driver software"





Click the "Browse" button in the dialog STC-USB The storage directory of the driver (for example: the previous sample directory of t

box below to find the previouser-locates the path to the actual decompression directory)

● ■ 更新驱动程序软件 - USB
浏览计算机上的驱动程序文件
在以下位置搜索驱动程序软件:
Ft\STC-USB_Driver
→ 从计算机的设备驱动程序列表中选取(L) 此列表将显示与该设备兼容的已安装的驱动程序软件,以及与该设备处于同一类别下的所有驱动程序软件。
下一步(N) 取消
20

- 875 -

When the driver starts to be installed, the following dialog box will pop up, select "Always install this driver software"



Schoo

Next, the system will automatically install the driver, as shown in the figure below



The following dialog box appears to indicate that the driver installation is complete



- 878 -

At this time, in the device manager, the device with the yellow

 ${\rm STC} \ {\rm USB} \ {\rm Low} \ {\rm Speed} \ {\rm Writer} \text{``The setting}$

exclamation mark before will be displayed as " Backup name" at this time.

8	设备管理器	- - X
文件(1) 经作(1) 文章	(2) 葉節(2)	
🕈 🧇 📅 📅 🕅 🔝 🛙	m 🥂 📴 🙀 😽	
p 📭 \$27038		Å
2 (2) (2) (2) (2) (2) (2) (2) (2) (2) (2		
1 编 人体学植入设备	ŧ.	
◎ 』 軟件设备		
> 4 声音、视频和线	积地控制器	
	F 没备	
🖌 🗋 適用串行总线技	24(25	
🗰 Generic US	se Hub	
Generic US	SB Hub	
Intel(R) 5 S	ieries/3400 Series Chipset Family USB Enhanced H	ost Controller - 3834
Intel(R) 5 9	eries/3400 Series Chipset Family USB Enhanced H	ost Controller - 3B3C
🧋 STC USB L	ow Speed Writer	
USB Comp	osite Device	
USB Root	Hub	
USB Root	Hub	
USB 大客量	存储设备	2

Opened before_{STC-ISP} The list of serial port numbers in the downloaded softwate DAN and identified the vise methods " _{STC} ", as shown below :

片相型号 STC156488384	w 引類時效 Asto W	BEFEXEXT BED	助手 Kail 信用	·测置 范内	雇用 :	话型小时相	7年品	滚持案?	十篇人
HADS STO US) Weither (MSR1)	v 134	2012	i later en e				1444		
16311 200 · RAS	· 115200 ×	工作电压 *	> 程序至	a +	即此大概。	de .	- II5	物理 *	4
Color Market	prilitante aties	蘆城+	80	ADC THE	APRIL D	in 🗋	EIFAR	口糖	資金
60000 团具输代码使中区	打开程序文件	□ 内部豪務 □	商泰用 一時	全体加速 一	同读置	下去建制		- (Terr	877
COOL CHRISTIAN CONTACT	打开和服務的文件	一、福州村, 一	他都若什一	无代销 一	用卢穆	時間口會	Q		
硬件透明 假机下载Assar 程序加		2/5	工作电压(*)	程序空间	5168	LIF-NON	3,40	索討器	44
The second second second		SEC15F210052	5.5-0.8	86	80.68	538	#2	6	
民國建設局的國際目的	법위(219) · ·	SECIEFSEGS?	5.5-8.8	168	89.49	458	42	8	
输入用户程序运行时的100.频率 1	UEEE マ馬le	577357282452	5.5-1.8	261	2048	STE	42	10	
2 使用中国主要式		STUDERESS	5.6-3.8	321	2043	232	42	4	
The share we all the states and the second	COTT RESERVE	SEC16EEBH082	5.5-0.8	408	2948	218	42	4	
The second press of second proves	1-411-2010-121	STC16F284852	5.5-0.0	491	2041	181	42	4	
21 上电灵拉很特征系统时	STUIN 28932	5.5-2.0	500	20145	SE	42	4		
⑦ 复始称两个I/0口	STURFEROSE	5.5-3.8	803	2093	IE.	农	6		
☑ 元许氏压器(②体止长压中低)	IAP15F236132	5.5-3.8	6LL	2049	JAF	42	6		
ELEVISIONE 2 45 T	TRACERORADO	FED C	HI CH	00.003	789	-			
NILTROPPLAT C. C. C. C.	- 19 C	5							9
S. BITCHATTERINGRIM	and the second se	all the second second second	dimer-						
选择CPU-Exere教育工作电压	2.78 7 4	南の海-道101018年	Fish/T						
一上中期前时由操作自动自动响门	14 A	一有。這是現得世常	統包控制的關度	和新生器。					
\$17900+210-\$16.66 xcc	-		Contraction and the second	ano mataziani	-				
WIT EPERGENENE ALTERITY (200		注意 船舶船		公司 公司	计方面工	Beight -			
	10,00	相关10: 20.6/20.1	/P1.6/P1.1/P2	1/12.2		And the loss			
77-86-0608 and	6.25.40	F2.3/72 1	7/P3 7/P4 2/P4	4/P4 Fi		é.			
P.SL/SPE WILL	THOMAS .	初時後日期		-161 a. C.	诺西	nt.			
	and all second and the	to come your of hearing	Canada a constante	a ser some oge tille	0.050	1.1412			
ACODE STATES STATES	- BR BR BR - B - B - B - B - B - B - B -								

Technical support 19864585985

Selection consultant 13922805190

Windows 8 (64-bit) installation method

Due toWindows8 64Under the default state of the bit operating system, drivers that are not digitally signed cannot be installed successfullyInstallSTC-USB, before driving, you need to follow the steps below to temporarily skip the digital signature, and the installation will be successfully

First move the mouse to the lower right corner of the screen and select the "Settings" button



Then select the "Change Computer Settings" item in the settings interface



Technical support₁₉₈₆₄₅₈₅₉₈₅

In the computer settings, select the "Start Now" button under the "Advanced Startup" item in the "General" property page.

	电脑设置	(1))(1)(1)(1)(1)(1)(1)(1)(1)(1)(1)(1)(1)
	激活 Windows	AL DITAL CALL AND
	个性化设置	in Filler, m
	用户	恢复电脑而不影响你的文件
	通知	M. Withington, A. C. Withing, S. K. W. B. W. B. M. W. B. M. B.
	授索	2.8
	共享	置踪所有内容并重新安装 Windows
4	電規	ALTERNOLOGICAL STRATES STRATES AND ALTERNATION COLD TARK
	胸私	
	设备	高機启动
	无线	医出现器性结合的 (《古明》ACC的问题,使用 Wordson 经济处理,也就是出现条件 用于正规 Wordson, 口利用的注意。
	秘密使用	O MORENT.
	同步你的设置	

Schoo

In the interface below, select the "Troubleshooting" item



SCH

- 884 -

Then select "Advanced Options" in "Troubleshooting"



20M

In the "Advanced Options" interface below, select "Startup Settings"



SCAN

In the "Startup Settings" interface below, click the "Restart" button to restart the computer





After the computer restarts, it will automatically enter the "Startup settings" interface⁷shown in the figure beiow, settings the number key "" or press the function key" to select "Disable driver forced signature" to start



Boot to Windows 8

After that, follows 8 (32

Bit) installation methodYou can complete the installation of the driver

Technical support 19864585985

Windows 8.1 (64-bit) installation method

Windows 8.1

with Windows 8 The method of entering the advanced startup menu is different and will be explained here specifically.

First move the mouse to the lower right corner of the screen and select the "Settings" button



Then select the "Change Computer Settings" item in the settings interface



Schoo

In the computer settings, select "UpdateHand ArestoreHws 8

different , Windows 8





SCAC

- 891 -

iny _____Technical support₁₉₈₆₄₅₈₅₉₈₅

Selection consultant 13922805190

Select the "Recovery" property page in the Update and Recovery page, and click the "Start Now" button under the "Advanced Star



Schoo

The next operation is related to The steps are the same

In the interface below, select the "Troubleshooting" item



Then select "Advanced Options" in "Troubleshooting"



SCAN

- 894 -

Technical support

In the "Advanced Options" interface below, select "Startup Settings"



SCAN

In the "Startup Settings" interface below, click the "Restart" button to restart the computer





After the computer restarts, it will automatically enter the "Startup settings" interface⁷shown in the figure below, press the number key "" or press the function key" to select "Disable driver forced signature" to start



Boot to Windows 8 After that, follows 8 (32 Bit) installation method You can complete the installation of the driver

Windows 10 (64-bit) installation method

Due toWindows10 64Under the default state of the bit operating system, drivers that are not digitally signed cannot be installed successfulInstallingSTC-USB, before driving, you need to follow the steps below to temporarily skip the digital signature, and the installation will be steps

Before installing the driverN@colveloaded from the offiDiatuatestic he software archive." "Unzip the folder to hardstc-USB Driver be from the disk. Will have using for the download function is ready, but do not connect to the computer first

Right-click on the "Start" menu and select the "Settings" option

- 897 -





- 898 -

Then select the "Update and Security" item in the settings interface

19 m	- D >	¢
查托約室	p]
★ 时间和语言 语音、区域、日期		
於就 辦就栏, 補获, 广播, 游戏模式		
→ 経松使用 研述人、放大鍋、筒对比度		
O Cortana Cortana 语言,权限、通知		
▲ 職私 位書、相机		
〇 東新和安全 Windows 更新、依律、常俗		



Technical support

Then select the "Restore" item in the settings interface

n x	1		の間	4
P			t@Z	巨
			和安全	更新
			Windows 更新	C
			使进伏化	出
			Windows 安全中心	•
			2 00	Ť
			旋進解答	P
			使复	9
			激活	\odot
			音形式的设备	Å
		C.		

- 900 -

In the recovery interface, click the "Restart Now" button in the "Advanced Startup" item





- 901 -

Before the computer restarts, the system will first enter the following startup menu and select the "Troubleshooting" item



- 902 -

Select "Advanced Options" in the troubleshooting interface





- 903 -

Then select "View more recovery options"

	系统还用 phanel.cameserias Window	(0)	启动修复 excert vindow courses
\$	卸载更新 M Windows 中國國家近的WSEE	<u>ev</u>	命令提示符 6月44日8月8日588849198
	系统映像恢复 CRAN IN Frankichterant Windows	5	UEFI 固件设置 在Rest United Text
查看到	usmantuq		



- 904 -

Select the "Startup settings" item





After the following screen appears, click the "Restart" button to restart the computer





After the computer restarts, the "Startup Settings" inter Backowild seperptipe description for for cibly signing item



- 907 -

After the computer starts, use the prepared chip Connect the cable to the computer and opeAtthes"Devibechlasedgerdriver has not yet

Start the installation, so it will be displayed as an unknown device with an exclamation mark in the device manager

·····································	7	×.
文件日 最作品 查查(1) 释取(1)		
+++ m @ @ m ₽ ≥ ×⊙		
Sestor-Jemaas		 'n
▶ 📸 IDE ATA/ATAN 控制器		1
) 🔲 定理単		
) _ 通田版社時		
) 编》 存储控制器		
) 國計加限科		
) 蒙 电准		
) 董 园件		
🦻 🚟 計算机		
> 🥶 室技器		
> 国際名		
) () IF		
↓ 野 減線形態		
St. USB		
) 篇人体学編入设备		
) 📗 软件设备		
> 4 声音、轻频位数就控制器		
) 權 國际和興生現計设备		100
∨ ● 還用無行忠能控制器		
Intel(R) USB 3.0 司扩展主机控制器 - 1.0 (Microsoft)		
単 UCSI USB 法投稿管理器		
🕴 USB Composite Device		
I USR REPORTING SO		

Right-click the unknown device and select "Update Driver" in the context menu

		- 6	1 ×.
文(中)() (最佳(A) 臺灣(V) 聯助(H)			
+++ m @ @m ≡ }× ④			
 通 DESKTOP-39M4458 通 IDE ATA/ATAPI 控制器 通 定理期 通 定理期 通 正面数 改善 源 存储控制器 源 存储控制器 源 存储控制器 源 存储控制器 源 有信 源 电路 通 计算机 通 计算机 通 支援器 画 提出 () 重要 			
	0 (Microsoft)		12
VSB Composite Device it USB SECRETALISE SOL ENTERCOMENCEMENTS			2
In the pop-up driver installer selection screen, select the "Browse my Computer to find driver software" item





- 910 -

Technical support

In the following interface, click the "Browse" button

▋ 更新驱动程序 - USB
浏览计算机上的驱动程序
在以下位置搜索驱动程序:
✓ 浏览(ℝ)
☑包括子文件夹(!)
→ 让我从计算机上的可用驱动程序列表中选取(L) 此列表将显示与该设备兼容的可用驱动程序,以及与该设备属于同一类别的所有驱动程序。
下一步(N) 取消
下一步(N) 取消

Find the "previously unzipped to the hard disk" "Directory, select "in the directory selectory selectory select



Click "Next" to start installing the driver

		\times
←	■ 更新驱动程序 - USB	
	浏览计算机上的驱动程序	
	在以下位置搜索驱动程序:	
	C:\Users\STC\Desktop\STC-USB Driver\64 V 浏览(R)	
	☑包括子文件夹(!)	
	→ 让我从计算机上的可用驱动程序列表中选取(L) 此列表将显示与该设备兼容的可用驱动程序,以及与该设备属于同一类别的所有驱动程序。	
	下一步(N) 取消	

During the driver installation process, the following warning screen will pop up, select "Always install this driver software"



When the following screen appears, the driver is successfully installed





- 914 -

Back STC-ISP Download the software, at this time the "serial port number" has been automatically selected in the drop-down li

to "ready to use USB Viter (USBI)", ready to use USB

- Detter and Autopean - 218645 water	一大意/实验室/如料/	招聘 串口防手	Beil信 真	習習	含型/价格	用品	范则程序	¥ *
MILT록 Sto Kie Writer (0881) - 1 (相構	2854	and the second			the second			
長奈特室 2400 → 武憲法特室 115200 →	工作电压 *	- 程序空间	i∎	BAILT	5 E - S	100	and the second	ā (
	\$246 + A		in michal	nes 🖂	SPT ITE	FFROM	一出版	前间
mm 网络哈姆斯斯斯斯斯斯 打开带尾发性	and Section in the	state and a second state	- 00F/		the second second		- BITER	ant's
	口.赐遗. 口	晶彩片 口門	出版ロ	間語	論言るし	二支持	NEB 下戲	
Children and the second states and the		The masks are first	n of the second second	0222048	0028-09101		-	
EHESGI LE机下载/00/87 在序语密局推制 IDI	25	T让邮用 (m)	相行空用	SLM	INCOME.	1/0	和明認	12
输入用户程序运行时的100将车 [[200] - 201 4	STORASE1654.AK2	8.6-0.0	Long	9192	488	-	5	
ス 編集業務会大協会(1991)と建立は成)	STORACHOUST AND	5.6-2.0	3225	3192	324	504		
	Children and a weat	E E-2-0	448	0102	THE	500	5	
T how where the reason of the work	STORAGE 1652 M2	5.6-2.0	165	4099	493	69	5.	
	STOLMICSEE AL2	5.6-2.0	326	4035	321	1225	5	
公式計畫主要控(禁止執近中韓)	ST0314196052.41Z	5.6-2.0	306	4035	415	69	5	
低压验测电压 Z.00 V ~	STORM FEASE AL2	5.5-2.0	64E	4096	DF	69	5	11
2 低压时禁止III 80%操作	STCS/2E1654	5.8-2.0	1010	2045	401	雇	5	
一上电算的时由硬件自动启动新门领	C	BO BLOG DE		CAN AND		24		
個门對於於封器分類系計 zng -				_		_		-
2 當時狀意时像止着门旁计数	1							-
2 下次下就用户程序时撤给用户时的4回2								
12.14日上电雷位反为俄电平(不迭为高电平)								
*								
AND A DESCRIPTION OF A	14							
检测期U选织 注意/改新 建能体时 2 校 ℃								

50

P5.1.5

₁, First refer

D^{Appendix}USB Download step-by-step demonstration

The application circuit diagram of the chapter is connected to the

P3.2 The port is con **Aestern** connect the system

to the receiving end pc microcontroller, and the port of the target chip is connected, open Download the software, you can automatically search for "in the seriar port number of the downlo (USBI)"of USB equipment

単日気 311 USB Protor (USBL) ・ 日報 (法部特革 2440 - 単基部特革 115200 -) (新約11) (0000 図:素除代码板:0回 打冊程序文件 (0000 図:素除代码板:0回 打冊程序文件)	1020002件 1大安火 工作电圧 • 査技 + 4 回内部高額 [1]。		ine (ascho (<u>· · ·</u> · ic · El cea Frieß · · ·)		ningen eri Eliz eri Eliz	ELLION EERON 日支持	里 回 時期 wearnt	
aff注意原 我把下预/18/07 提来加速后带输 ID4 · · ·	한옥	工作程度の	秘密空间	SLAR	TERSON	1/6	后时意	
	STOBAREIGSGAIS	5.5-2.0	160	10.67	TSP	59		
输入用户维持运行的担扣的操作 24 000 + 制在	STORARESESANIS	6.5-2.0	SEE	D1 92	323	99	S	
图 撤落器称大增苗(129以上建设选择)	STORASEBOSANI2	5 5-2.0	209	61.92	٩K	59	5	
设置用户加2800大小 0.5.K -	STCBARES-ISHA12	5, 5-2, 0	848	81,92	LIC.	59	5	
TATA Actest 25 2/23 3 20/02/01 TAN SIX	STCBALD2S2A32	5.5-2.0	LEE	40.06	4808	59	5	
E Leis Mittability is 2001	STUDIAL STUDIES	5.5-2.0	325	40.56	323	59	5	
	STUDANDOSZA12	5.5-2.0	263	40.96	đK	59	5	
	STCBACK-SEA12	5,5-2.0	ect.	(0.95	IAT	59	5	
🕑 共注低压复位《禁止低压中断》	STCEF2EI654	6.9-2.0	LEE	20.08	481	42	5	
低压检测电压 2.20 % ·	1 18	e con n	Sec.		200	-	- (j) - j	
□ 上电 및 Loo (由Mirt (日本)(日本)(日本)(日本) 面门的定时器分 预表表 255 • ② 空和状态时停止每门的计数 ② 下次下载用户程序的分别使用户 Steppon (日 下载/编程 (2) 重要编程	花片型号 第700 ABR 关于此故古的重要的 新有单日为重要的 软件极重大器	BASAALS HE TLAIDS, HI HERGER, G	口?、田口4) 清外第3-5	erte je Ven Ert	40:57) 1911	Ē		
· 於明知: 时从而 注意, 故歌 至厚强时1 秒								

- 916 -

$^{\rm 2}$, Open the user code program

単口為 500 050 #0544# (020) ● 算書 都代表的特年 2000 ● 単晶素的学業 145000 ● 00020h ● 25 00 52 63 90 FT 63 80 FT 63 80 FT 63 00 FT 63 0	自计机型号 SICENE	32145KA12	• Hillin Auto	程序文件	EET BOTIS	件 串	口助手	- Kei	1.协商	過景	诸型	/伯格	/祥星	12	(MAR)	5 1.1
輸入用序程序的可能的医结果 24 000 - MG - MG - 「標準器計入構設(20以上進給送程) 公置用户面积時代小 0.5 5 - 下文示容的时,35 2/25 3为0/04701下發程序 了上电复应時期時代上的口 分析存在面包(禁止低压中部) 最后检测期后 2.20 Y - 上电复应時期時代日前自动所们的 截口的存时器分類系数 256 - 了的形式時間止動门的计数 2 下次下就用户程序的功能用户在1000 - 了我/编程 停止 重要解程 按用 1 种品 - 而已 - 而已 - 而已 - 而已 - 而已 - 而已 - 而已 - 前回 - 均衡法编口均需要 数件设置为整理服式和高外第2~ 研究上产时图 数件设置为整理服制的编用并在1200 - 们 - 一 一 重要解程	単日号 500 (20 515(支持軍 2000 516(支持) -0000 「注意約 -0000 「注意約 -0000 「注意約 取用主法(5 取用日	8 Proter (1881) - 最高 eff.可服的区 getFacegg中区 smiracegg中区	 <) 日期 (日期) <	00000h 00010h 00020h 00020h 00030h 00050h	02 01 22 63 90 F1 70 93 82 F1 50 F1	52 6 90 F 63 B 1C 1 81 F 76 7	3 90 F 63 D FT 4 4C 5 CA F E4	FF 6 B0 F1 63 C1 70 F F5 C2 F6 D1	3 80 F 63 8 FF 7 DF 9 12 6 FD	FF 6 28 F 7F F 71 Z 00 0 75 0	3 C8 5 7F 4 7D 2 54 3 12 1 97	FT 1 Fk 1 60 7 F5 1 00 1 02 1	7E EA 12 00 70 09 92 E3 93 75 90 38	12 22 ED 91	90 63 1D 75 92	
下数/编程 修正 重要编程 核算知:05555 注意/编辑 查算证时1 秒 - 核算知:05555 注意/编辑 查算证时1 秒 - 和如下板有影響發送軟白林文件 筆算次数 无限 - C:\Users\Lisu\Deaktop\Lest\test.her 和如下板有影響發送軟白林文件 筆算次数 无限 - C:\Users\Lisu\Deaktop\Lest\test.her 如此内容会社会人口的会社会人口的会社会人口的公司 算用的目標度 如用的目標度	 「「「「「「」」」」 「「」」」 「」」」 「」」 「」 「」 「」」 「」」 「」」 「」」 「」 「」」 」」 	篇 (120以上進66) 御大小 0.5 (175.2775.35070 (時代週時 10日 (1項上側匠中断) (12.20 Y (時件目時启時間) (時無限数 25 (社香门)時計数 報節時間候用户。	4月2 30日 1日 1日 1日 1月 1月 1月 1日 1日 1日 1日 1日 1日 1日 1日 1日 1日 1日 1日 1日	・ 代码长期 花戸型場 米子出共留日 所有収日	0052H STC3A9E (何若用D 波王大峰	秋秋行 3454412 21、田田 21、田田	0 003	1103、 1103、 和高州	には	時間		青空の	214 214][1	r ia te	
· 检测和的运行 · 注意/动动 · 重度300 · 1 · 10 · * · 每次下载首都重新装载目标文件 · 重算次数 无限 · C:\Weers\Lau\Deaktop\Lest\test.her · Apple A # 2010 · 10 · 10 · 10 · 10 · 10 · 10 · 10	下我/编程] [iši]	1989A													
「海安下教育部連邦法教日林文件 単単の形式機工」 「本中体会体会体対体の法律教徒会法工教会会」 「常年時日構成」大学校日期的「読取本製錬委集」「「換示音」成功計算 8993 [春季	检测和的热而	注意/动动	· 查夏班村 1 秒 ·	C: Waars 11	iu AD salet.	re\Test	Abasi.	har								
A STREET, A STREET, A STREET, AND A STREE	2. 每次下载策都重 同志向接交件实业	创装载目标文件 时由动弹载并发动	■星公司 大統一● (下教会会	发布项目程	剧家市	次日 料:		日本社	いまた	-	川抱	黄疸	威功	ni+30	8993	正要

- 917 -

³ , Click "Download, The "Program" button starts downloading the user code

输出机型码	S 105A803 45KAL0		程序文件	SET BOTC	04 1	80	助手	Keil	伪菌的	1 M.	诸型	(价格	(祥品	一范(開程序	1.A.L
串口号 串口号 設備支持率 設計地址 1600000 1600000000	1000日日 1000日 1000日 - 第 2000日 - 第 20時候に時度中国 20時候に1000度中国 単位活行り近日100時年 時大増帯(120以上達) 片の1200大小	11 日月 高安特章 [115200 - 打开在车文件 [打开在车文件 [1] 日 (1] 1] 1 (1] 1 (1	000000h 00010h 00020h 00030h 00050h	02 0 22 0 22 6 90 7 70 9 82 7 50 7	0 52 3 90 F 63 1 1C 5 81 E 75	63 FF B0 14 F5 7F	90 FF 63 B0 FF 63 40 T0 CA F5 E4 F6	67 FF CS FT CS FT	00 E 63 C FF 7 DF 7 12 0 FD 7	7 63 3 FF 7 FL 1 22 10 03 5 51	2592 7F 7D E4 12 97	FF 7 FA 1 60 7 55 9 00 0 02 0	F FA 2 00 C 09 Z F5 3 75 0 3A	12 22 ED 91 67	90 00 63 00 10 15 10 22 1	
	(包持用設計) 期推了70日 和百濟(2)等止低压中部 約9時面。(2) 20 Y 同時間面線件目前自动 前定時間分類系数 K在時僅止香门約計数 「載用戶程序的功例采用」	6(7)4 6(7)4 6(7)4 6(7)4 6(7)4 (1) (1) (1) (1) (1) (1) (1) (1) (1) (1)	* 代码长期 苏方周期表 内部表	00520 10052 10 10052 10 100555 100555 100555 100555 100555 1005555 1005555 100555	(1)大き (1)大き (1)しま (1) - 2 (1) - 2 (1) - 2		11 0031100 朝鮮出。 新華 大学 教育 同 (2	н 1 1	1270°	\$161. 14104	11 <u>0</u> 791	R Ge D	3%	[]¥	à thiế	
下低出 拉里耳:0			面中級表	号 7.3. 中区域,	100			_								
Ti an trans	常期重要指定数目指やさ	生 電晶の語 大社					-									



_EAppendix

Automatic control Berksesstrol circuit diagram



₂, use

RS232 Connect to the computer via section profit download circuit diagram, Automatic Connect to the computer via section and the computer via section of the computer via



社園:如果曼城畫平方机業平行70日控制85485次送歐接戰留受得效,如必须将平方机岸入地略被之间无用0.8下截上 具結合电脑15F软件对该单片机进行"R5485控制"设置并统录一下(如上並所述),否则将单片机实现不了 B5485控制功能。

建议用户将本节所逐"85485控制下载线路图(自动控制或1/0口控制)"设计到您的用户板上。

- 920 -

F^{Appendix} STC Tool instruction manual

F.1 overview

U8W/U8W-Mini It is a series of programming tools that combine online download and offline download. STC universal USB to serial port tool

It is a programming tool that supports online

download and online si	molationationalitier	e offline downloa	d Burper deweload a	Online simulation needs	^{price} (RMB)
U8W	Support	Support	Burner download s	to set the pass-through	mode,Yuan
U8W-Mini	support	support	not supported, not	the pass through mode	⁵⁰ Yuan
Universal _{USB} To serial port	support	not support		needs to be set to suppo	prt ³⁰ Yuan

F.2 System programmable)(Process description



 Note:
 [P3.0, P3.1]
 Make a download, For simulation (download, Simulation interface is, coolyt as a set able mended that USUPs connect the serial p

 due to
 P3.6/P3.7
 , If the user does not want to switch, stick to it
 If you work or communicate as a serial port, you must

 When downloading the program, check "Next cold staft@/Pon the software You can download the program at that time".

 [Note 1]: The burn protection pin of the new chips of STC15, STC8 series and later Note 1]

 is D2 2/D2 2
 and the burn protection pin of the new chips of D1 0/D1 1

is P3.2/P3.3, and the burn protection pin of the earlier chips is P1.0/P1.1.

MCU. Flash

Type online/Offline download tool U8W/U8W-Mini USB **F.3**

U8W/U8W-Min

All current series of The scope of application can support

Program space Brdd

Data space is not

restricted. Support includes the following and Upconulngange of chips :



The offline download tool can download work without leaving the computer, and can be used for mass production and remote upgrades. The offline download board can support various functions such as automatic increment, download limit, and transmission after user program efter yetion of the picture will be block the front and back pictures : U8W U8W-Mini



In addition, some of the following wires are used in conjunction with tools, such as: (1) Two male USB cables (shown on the left of the picture below) and USB-Micro cables (shown on the right of the picture below).



Note: This USB

Strengthen the line to ensure that the adi less closen to a bled is a cises of a bled is a cise of a bled in the strengthener
Some of the lower-quality male¹and Line, the internal resistance is too large, resultin**Tghenvaltarge atoltageadro**pa(**booth ashen** using 5.0V female ends are connected¹with¹inferior¹wires. USB , The voltage to our download board may drop² to Or lower , As a result, the chip is in a reset state and cannot be successfully downloaded). (2) The download cable connecting U8W/U8W-Mini to the user system (that is, the cable connecting

U8W/U8W-Mini to the target MCU on the user board), as shown in the figure below. :

- 923 -

Car gauge Design company

Technical support₁₉₈₆₄₅₈₅₉₈₅

Selection consultant₁₃₉₂₂₈₀₅₁₉₀



 with U8W/U8W-Mini
 give U8W/U8W-Mini
 The user system

 User systems are independent
 Connection to the power supply of the user's systems user U8W/U8W-Mini

 Power supply cable
 Wiring
 Power supply cable

F. 3.1 install U8W/U8W-Mini

driver

USW/USW-Mini One is used on the download Obard USB Go to the serial port universal chip. This saves some power that does not hav I have to buy an extra one It's troublesome to download only by going to the serial port to The Buaime as the serial port conversion tool, it is in The driver must be installed before.

By downloadingrC-ISP Package get driver

The following is the official website of STC (www.STCMCUDATA.com) The download location of the STC-ISP software package provided :



After downloading, unzip it, and the driver installation package path of CH340 is stc-isp-15xx-v6.87K\USB to UART Driver\CH340_CH341 :



pass STC The official website or in the latest STC-ISP

Download the driver manually in the download software

in STC Manually download the driver on the official website or in the latest STC-ISP download software. The download link for the driver is : programming

devicesB To serial driver (). On the website and on the STC-ISP download software http://www.stcmcu.com/STCISP/CH341SER.exe

The driver address is shown in the figure below :



install U8W/U8W-Mini The driver

After the driver is downloaded to the machine, double-click the executable program directly and run it. The interface shown in the figure below appears, and click the "Install" button to start automatically installing the driver. :

驱动安装/卸载	
选择INF文件:	CH341SER.INF ~
安装	WCH.CN IUSB-SERTAL_CH340
卸载	01/30/2019, 3.5.2015
帮助	

STC12H

Then the driver installation success dialog box pops up, click the "OK" button to complete the installation :

驱动安装/卸载	t,	
选择INF文件	: CH341SER.INF DriverSetup	c
安装		1340
卸载	1 影动安装成功	19, 3.5.2019
帮助	調査	

Provided by USB The cable with W/U8W-Mini Connect the download board to the computer, open the computer's device

Under the port device class, if there **WSBOINGHNING STATING COM**x)" means USW/USW-Mini Can be normal

Used it. As shown in the figure below (The serial port number may be different for different computers) :

OD-LEANUTELE		
2140 8034 884	Nativy	
** *****		
B unministration - 11 sector - 20 sectors - 20 sectors	 Sector Annual Sector Annual Sector Sector<	iden interitoritan Richtlandr

Note: Use it later

Then use

STC

STC-ISP When downloading the software, the selected serial port number must select the corresponding serial port number, as a

- 926 -

Technical support

🎥 STC-ISP (V6.87K) (鹃告电话: 0513-55012928) 官局w



F. 3.2 U8W Introduction to the function of

Described in detail below he main interfaces and functions of the tool :

If the microcontroller is on the user's system, burn it online $_{\rm ISP}$ When it is necessary to connect, the target $_{\rm P3.0/P3.1/Gnd}$, Online burning $_{\rm /ISP}$ Honey, don't connect to any other line $_{\rm P3.0/P3.1}$

4



Programming interface: According to different power supply methods, use differe **Dicdor/waidabcardilesdousensystem**. When the Usw Update system program button: Used for update, when there is a new Version of are is installed, you need to press this button to pair The main control chip is updated(Note: You must update it first,Download the toggle switch on the selection interface and toggle to the upgrad Offline download user program button: Start offline download button. First download the offline code to the board, and then use the download Connect the user system to the cable, and then press this button to start the offline download (the user code will be downloaded immediately Update/download selection interface: When you need to upgrade the underlying firmware, you need to toggle this toggle switch to the firmwar If you need to program the target chip through U8W, you need to dial the toggle switch to the programming user program. (Please refer to the picture above for the connection method of the toggle switch)

Automatic burner/sorter interface: It is a control interface used to control the automatic burner/sorter for automatic production.

F. 3.3 U8W Online download instructions for use

The target chip is installed www

Lock the seat and make it

Connect to a computer for online download

First use the USB cable provided by STC to connect the U8W to the computer, and then install the target MCU on the U8W in the direction shown in the figure below. :

^{Car} gauge MCU Design company

Technical support 1986458

Selection consultant₁₃₉₂₂₈₀₅₁₉₀



Then use STC-ISP Download the software download program, the steps are as follows :

4片机型号 STC991008-20/18718 ~ 引助時 Auto~	程序文件	MPROMO2/FF	80	助手	Bei	伤病	18	13	3 /67	橋/将	备	电侧程序	
第四号 USB-SIBIAL CH340 (COBA) 🥑 🗸 打招	00000h	12 04 C	9.88	99 I	12 00	20	00 E	0 2	2 02	04	D6 1	2 03	1.
With Winston A With With Winston	00010h	17 17 6	0C	12 0	10 03	74	01 2	9 F	9 E4	32	FA S	0 EE	1
BERGALA DAO A BERGALA ILICO A	00026h	22 EF E1	F 02	64 (95 E4	E.P.	91 E	5 9	3 25	95	F5 9	6 FS	÷.
治地址	00030h	BI YO DI	1 23	23,1	D D4	122	C9 I	3 6	A IN	0.0	rs c	C 23	3
2000 回南隊代码撤冲区 4 初并推序文件	000400	E1 35 E.	1 73	93.6	11 83	94	10 0		0 73	95	NH 7 EO E	0 23	10
2000 日本語ElPhone 40 17并ElPhone文件	00066h	77 75 54	1 37	75.1	NC 81	78	41.1	2 0	2 12	10	10 J	1 22	
HARD BEARING SHARE AN AND SHARE STORE AND A LA	00079h	78 04 7	AL B	12 0	30 OE	30	63 8	9 C	2 02	12	02 7	0 51	1.
世行。GRAN 100%获得以联邦。 除于顶空后情報 10号1117	000005	ES OD 9	00	74 8	90 94	80	40 E	0 1	5 00	85	00 7	0 E7	17
输入国内规模运行组织TNC频率 11 0592 - ML A	00050h	AF IA F	2 03	EF 1	H 00	74	80 5	4 8	0 50	03	02.0	1 72	1
C2 1072 1925 - 4014 / 1083 - 1082 (21 2) 24 (21)	000A6h	D3 EF 9	5 0A.	74 6	80 94	86	40 0	3 0	8 01	75	DS D	5 E4	语
[1] (新聞間代入場冊(1,0%)(工程的(四時)	000B0h	F3 22 F	5 20	90.0	20.00	E0-	44 1	0.6	0.03	92	01.7	A Al	11
□下次注意结构,P3.2/P3.3万0/00万可下数程序	opocon	EQ 64 A	0.60	03.4	12 01	78	78 0	1	8.00	7#	20 1	2 84	B
27 上电复位使用转长等时	000D0h	43 90 0	109	20 4	TE OF	0.2	02 0	12 . 12	A CZ	01	71. D	0 02	-8
図 開位期間作1/0日 5	000F0h	90 00 0	1 20	IT.	TE FO	0.6	ES 1	C A	4 34	80	FL B	2 85	5
〒 先は低圧着位(煤)(低圧中価)	00100h	FO 34 0	1 13	63.8	EF FO	90	00 0	4 5	0 11	75	FO D	E ES	÷.
任任任制由任 2.00 %	1.00									101.1			
	4												
	代码长度	04903 6	验和	0251	061	国地	黨充	Ê.	清空	101场		保存翻訳	E.
自199定时高25%为数 250 👻										1.1.1	_		1.1
13 空间就态时得止着门段计数	正在检测同	特维片线				ane a							
它下次下費用戶程序時層除用戶ELEPRONC	工程推进	19 HW 🔶	-		一次万	(LIN	以生去	白成	现				
□ 串口1動搬送(hao, hao)仍接到[r5, 6, r3, 7]	- 熱情調 有外持61	(本句 *1.5) (3)字节 [1.6]										-	
	in the second											T.	
	建筑控制器	行筆片號 STORTH	wier.	MART		-	12.00	144	11.155	the site	orten.		
下動/満程 6 単質端程	重付借率	S: 7.3.110			-	1.64	43 M	197	1. Aller	and the	100		
A REAL PROPERTY AND A REAL PROPERTY A REAL PROPERTY A REAL PROPERTY A REAL PROPERTY A	世纪 10 10 10	·····································											
检测时的运用 注意/帮助 重限运时 3 打 >>	[ministration of the	an it concert											
「「「なって新聞は新聞はなった」 重要次数 光理	B. (PercolDe	ner, har									_		
Line of a setting at the head of the set of the	Contractor Contractor	COLUMN PROPERTY AND	CONTRACTOR OF	110000	10000000	0000	100	and a	1000	200	10.05	Company Shake	a second

1 Select the MCU model; 2 select

the number of pins. When the chip is installed directly on the U8W to download, you must pay attention to selecting the correct number of pins, otherwise the download will fail; 3 select the serial port number corresponding to the U8W;

4 Open the target file (HEX format or BIN format);

5 Set the hardware options;

6 clickThe "Download/program" button starts the burning;

7 Displays the step information of the burning process, and the burning is completed with a prompt "The operation is successful!" ".

When the information box has the version number information of the output download board and the plug-in Flash USW Download the tool. When the corresponding information is obtained, it means that it has been d

- 929 -

Download the

a LED STC-ISP Download the software (please feelffree to ensure the software software) by the software softwa

It is recommended that users use and update, it is strongly recommended that users go to the official website/ersion from Zhongzhong the latest version of stc-isp

Software use).

The target chip is connected through the lead of the user system USW Connect to a computer for online download

First, use the USB cable provided by STC to connect the U8W to the computer, and then connect the U8W to the target monolithic machine of the user's system through the download cable . The connection method is shown in the figure below. :



Then use

Download the software download program, the steps are as follows : STC-ISP

1. Select the MCU model ;

2. Select the serial port number

corresponding to U8W; 3. Open the target file

(HEX format or BIN format); 4. Set hardware options;

5. Click the "Download/program" button to

start burning; 6.

The step information of the burning process is displayed, and the burning is completed with a prompt "The operation was successful!"

a STC-ISP (V6.87K) (明朝時時後: 0513-55012926) 新聞社ww	WISTEMOUL	MTA.com	(技术)	刘中心	(C1:00	000	87.51	1本前	89 1			Ц	×
WATSLEIN STONESSENT - FIELDE Auto -	程序文件 1	222M201	織口	助手	Bail	伯典	82	180	1/16d	\$/相	8.13	SNR P	1.1.
#□長 USB-HINIAL DISAO (1004) 最低級特集 2400 最低級特集 2400 副集團代码標準E 3 新華國際文件 和華國際文件 和華國際文件 和華國際文件 和華國際之行時的印度。標單 11,0882 - Mb 本 和華國際之行時的印度。標單 11,0882 - Mb 本 和華國際之行時的印度。 和華國際之行時的目標。 和華國際之行時的目標。 和華國際之行時的目標。 和華國際之行時的目標。 和華國際之行時的目標。 和華國際之行時的目標。 和華國際之行時的目標。 和華國際之行時的目標。 和華國際之行時的目標。 和華國際之行時的目標。 和華國際之行時的目標。 和華國際之行時的目標。 和華國際主法 和華國國王 和華國國王 和華國際主法 和華國國王 和華國國王 和華國國王 和華國國王 和華國王 和 和華國王 和 和華國王 和華國王 和華國王 和華國王 和華國王 和華國王 和華國王 和華國王 和 和華國王 和華國王	000008. 000108. 000201. 000201. 000201. 000508. 000508. 000508. 000508. 000508. 000508. 000508. 000508. 000508. 000508. 000508. 000508. 000508.	D2 04 CT 27 FF 60 22 FF 60 23 FF 60 24 FF 60 25 FF 60 26 FF 60 27 F5 60 74 04 75 75 05 64 20 FF 74 20 FF 50 20 FF 75 20 FF 75 20 FF 74 43 50 00 20 FF 74 43 50 00 20 FF 74 90 34 00	0 8F 0 0C 75 0 2 75 0 br>75 0 75 0 75 0 75 0 75 0 75 0 75	10110410010001004000000000000000000000	2 00 2 00 5 54 5 54 5 54 5 54 5 54 6 10 5 64 6 10 5 64 6 10 5 64 6 10 5 64 6 10 5 64 6 10 5 7 6 10 6	204 55 54 0 2 0 0 4 0 0 4 0 0 9 0 9 0 9 0 9 0 9 0 9 0	00 1 01 3 91 5 75 0 01 0 20 1 02 0 40 1 64 7 8 0 02 0 01 0 56 0 00 0 00 0	10 22 15 F9 15 52 50 15 53 50 15 54 50 15 150 150 150 150 150 150		24 2 3 4 5 7 7 8 4 7 1 2 2 4 2 7 7 8 4 7 7 8 7 8 4 7 8 7 8 4 7 8 6 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7		1 03 EE 1 25 1 25 1 25 1 25 1 25 1 25 1 25 1 25	
● 上电聚位时曲级目目:00 7 ~ · · · · · · · · · · · · · · · · · ·	、 北海长度 間洋板系型 開空空空 第字面十	440CH 特 (555,004-040 (月二日) (日本11-0 (日本11-0 (日本11-0 (日本1-0) (日本1-0) (日本1-0)	\$690 KU 5986 5986 111 111	02530	en] [8	6180.04		清空	214		保存教書	Ĺ
	0 (Inna (Dan-	her											

When the information box has the version number information of Wheeoutput doresponding and and atterplay in a red in the second in the process of downloading , USW 4 Download the one With the displayed in marquee mode. After the download is 4 One will light up and turn off at the same time; if the downdoral factorial function of the download is successful, all of them will not light up. LED It is recommended that users use the latest version of the download soft of t

To download the software update, it is strongly recommended that users go to the official webssteversion from Zhongzhong Software use).

F. 3.4 U8W Offline download instructions for use

The target chip is installed in The seat is locked and passed Connect to the computer to Power supply for offline download

The steps to use USB to power the U8W for offline download are as follows: (1) Use the USB cable provided by STC to connect the U8W download board to the computer, as shown in the figure below. :

2) In STC-ISP In

^{C-ISP} In the download software, follow the steps shown in the figure below to set it up :

- 931 -

Technical support 1986458598

STC-ISP (V6.87%) (時間地図: 0513-55012928) 第	Rewww.STCMCUDATA.com (18末支持Q3:800003751) 本設件 ロ	×
中片机型和 STORMAN	·····································	* 1.1.*
 満口号 108-55514 00940 (0094) (13) (14) /ul>	OCOUCH Dis 04 CD 8F 99 52 00 20 00 5D 22 02 04 D9 12 03 00010h Dis 04 CD 8F 99 52 00 20 00 5D 22 02 04 D9 12 03 00010h 00010h 27 FF 60 00 11 00 03 74 01 29 F9 E4 3A FA 90 EE 00020h 22 FF F7 02 04 05 E4 F5 91 F5 82 F5 55 F5 96 E5 00020h 57 F7 75 02 04 05 E4 F5 91 F5 82 F5 55 F5 96 E5 00020h 57 F7 75 02 04 05 E4 F5 51 F5 65 F5 75 85 E5 00040h 51 F5 52 F5 53 F5 56 F5 66 F5 66 F5 66 F5 66 F5 66 00050h 58 F5 55 F5 66 br>00050h 58 F5 55 F5 66 F5 66 F5 75 66 F5 66 F5 66 F5 66 00050h 58 F5 75 56 61 75 55 66 75 56 F5 66 F5 75 68 F5 75 58 00060h 77 75 56 2F 75 50 81 75 60 81 76 01 12 63 C2 02 AF 78 FF 00070h 78 66 2F 75 56 81 76 01 12 63 02 12 AF 78 FF 00070h 78 64 75 84 00 74 80 40 60 12 62 02 12 62 70 53 00060h 77 75 56 2F 75 51 80 01 78 01 78 00 12 61 74 75 75 74 00080h 58 FF 84 00 74 80 40 60 10 20 12 61 74 00080h 78 75 52 75 75 76 75 76 75 76 75 76 74 00 84 80 40 74 80 40 74 80 84 80 40 80 10 12 01 74 00080h 78 75 75 74 74 75 75 76 76 77 74 00080h 78 2F 73 27 90 21 74 74 00 84 80 40 20 10 12 01 74 03 12 01 74 00080h 78 2F 74 70 05 75 6E 20 01 02 01 74 62 12 04 00080h 78 2F 74 70 05 75 6E 20 01 02 03 02 01 74 60 12 04 00080h 78 90 00 03 E0 FF 76 75 76 E2 00 01 02 03 02 01 74 60 12 04 00080h 78 90 00 03 E0 FF 75 76 76 75 76 76 76 75 76 76 76 75 76 76 76 75 76 76 76 75 76 76 76 76 76 76 76 76 76 76 76 76 76	* 一日・ 決壊壊 (14) 77 借り組む 増り
□ 使用 >> 和 和 和 和 和 和 和 和 和 和 和 和 和 和 和 和 和 和	< 长期长度[04DCY] 新始帝 025300円 医路围水 第空区域 第4年的 下数等数本色 1,37	*
●下軟為小7工具的SH在出口設計 并安全 推供电流 500mk ~ 8139日持分词 40 mm ~	推行建筑的关节 Flank 建程下载南启代图 · 莫辰: 7 [h 855]	
下號/講程 印止 重度编程	操作成功)(2000-01-01 13:33:56)	
检测机试验药 注意/集团 重复现时多秒		
同志を下教育部務委員務委員会の社 重要の約 光展	. D. Maine Bane Ast	

1. Select the MICROCONTROLLER model;

2. Select the number of pins. When the chip is installed directly on the U8W and downloaded, you must pay attention to selecting the correct number of pins, of betwine shadownloaded, you must pay attention to selecting the correct number of pins, of betwine shadownloaded, you must pay attention to selecting the correct number of pins, of betwine shadownloaded, you must pay attention to selecting the correct number of pins, of betwine shadownloaded, you must pay attention to selecting the correct number of pins, of betwine shadownloaded, you must pay attention to selecting the correct number of pins, of betwine shadownloaded, you must pay attention to selecting the correct number of pins, of betwine shadownloaded, you must pay attention to selecting the correct number of pins, of betwine shadownloaded, you must pay attention to selecting the correct number of pins, of betwine shadownloaded, you must pay attention to selecting the correct number of pins, of between selecting the correct number of pins, o

. Open the target file (HEX format or BIN format);

5. Set hardware options; 6. Select the "U8W

Offline/Online" tab, set the offline programming option, and note that the output voltage of S-VCC matches the operating voltage of the target chip.;

Click the "Download the user program to the U8/U7 programmer for offline download" button; the step

^{7.} information of the setup process is displayed, and the setup is complete with a prompt "The operation is successful!" ".

Follow the steps in the figure above. After the operation is completed, if the download is successful, it means that the download is successful at the download is successful.

It is recommended that users use the latest version of the download software (please feel free to pay attention to the official website the ISP STC I

To download the software update, it is strongly recommended that tisers go to the official w**ebst**eversion from Zhongzhong

Software use)

(3) Then place the target MCU in the U8W download tool in the direction shown in the figure below, as shown in the figure below. :

Car gauge Design company

Technical support 1986458599

Selection consultant 13922805190



(4) Then press the button shown in the figure below and release it to start the offline download. :



按下此按钮后松开, 开始脱机下载

In the process of downloading , Will light up and turn off at the same time; if the download hange the same time; if the download hange to n.

Offline downloadPlug and playIntroduction

to the Afterning above istep 4 (1) and (2) are completed, the U8W is connected to the computer and is in the plug-and-play burning state by default when powered on; 2. Follow the instructions in step (3) to put the chip into the burning seat. While locking the seat wrench, U8W will automatically start burning; 3. Display the burning process and burning results through the indicator light; 4. After the burning is complete, release the seat wrench and remove the chip;

5. Repeat steps 2, 3, and 4 for continuous burning, eliminating the need to press the button to trigger the burning action.

The target chip is connected by the lead of the User system as USB

BB Connect to the comparter to over supply for offline download

The steps to use USB to power the U8W for offline download are as follows: (1) Use the USB cable provided by STC to connect the U8W download board to the computer, as shown in the figure below. :





Car gauge Design company

Technical support₁₉₈₆₄₅₈₅₉₈₅

Selection consultant 13922805190



(2) In STC-ISP In the download software, follow the steps shown in the figure below to set it up :

It is recommended that usersTC-ISP Download the software (please fe@ffi**reiatorphysitatention**CUDATA.com Download the use the latest destributed that users go to the official website/version from Zhongzhong Software use).

	1 日本	n: 111
ALD E USA-SERIAL CHOAD (CORAL 1 -	715 ACCOUNT AND A TO AT AS \$2.00 20 00 FT 22.02 04 DS 12.03	1.
	00010h 27 FF 60 00 13 00 03 74 01 29 F9 E4 33 FA 90 EE	7
CREEKLAP THEN - BURGHTAM SCOOM	00020h 22 EF FF 02 04 05 E4 F5 91 F5 92 F5 95 F5 96 F5	1
	Order 00040h EI F5 E2 75 03 01 F5 64 75 65 60 75 80 49 75 64	10
	00050h 98 D2 A9 D2 80 43 B8 80 99 FE A8 74 35 F0 53 B8	
NOOD No WEATLAND ME HIM HIMSING	WRIF 00060h 75 75 DE 25 75 80 61 78 61 12 60 02 D2 AF 78 FF	. 11.
被手法被 10%新机/新机 程序加速后传输 10条	00070h 73.04 79 03.13 00 06 10 02 FD 02 03 13 03 70 D3	G+:
C LO IN COLUMN TO A REAL OF COMPANY AND A REAL TO A	000965 AF 1A FE D3 EF 54 00 74 60 54 60 50 03 02 01 7A	
	0000A0h DB EF 34 00, 74 80 34 80 40 03 02 01 TA CE D5 E4	18.
·希望的/07周望西中的用户教表的动动教育	000805 F5 22 F5 23 54 00 00 E0 64 55 60 03 12 41 7A A3	221
将10年/18-58/18-59设置方额机下载主控范围	1000005 K0 64 AL 60 03 02 01 7A 7B 03 7A 00 75 00 12 05	
设置08/07股机下期排的机器放排车 115200	000E0h E0 FF F4 70 05 F5 0E D0 01 C2 03 02 01 7A SF 10	78
教約编程批量 10000 指手相目的 5	000FGh 90 00 03 E0 FF 75 F0 04 E5 10 A4 34 80 F5 62 E5	5.
3-00%输出电压 8.0 V ~ 上电器时时间 0.5	00106h FO 34 00 FS 63 EF FO 90 00 04 ED FF 75 FO 04 ES	1+
一 使用/m/m在线下数突然后持续给目标芯片构	E (1)	3
□ 使用10度模下数实成后持续给目标芯片供电。	HERE DOOL HARE DOUBLE THINK BOTH THE	-12
□ 使用>>>股机下数器关闭自动检测有无思片功器	TARGET TO A TARGET	1.349
医肌下氨基吗/四丁具使用	(1)将 □ 下数据版本品 = +1.37	
會下較為/97工具的影響台出口設計。其	要读 梅外港和200章书 Flash	- 25
推荐电流 500ml - 51918199361 40 ml -	主義王義調合に置 三葉長二 7 伝 2027	
TSLAND DE DERME	機作病(2)(2020-07-01 13-30 50)	
· · · · · · · · · · · · · · · · · · ·	th	
TELEVISION CONTRACTOR OF THE	A D. Unne iDame dan	
	tañouin tañoan integasi Dison dala us	

1. Select the MICROCONTROLLER model;

2. Select the number of pins. When the chip is installed directly on the U8W and downloaded, you must pay attention to selecting the correct number of pins, otherwiseThe download will fail; 3. Select the serial port number corresponding to U8W;

4.5 Open the target file (HEX format or BIN format) ;

. Set hardware options; 6. Select the "U8W

Offline/Online" tab, set the offline programming option, and note that the output voltage of S-VCC matches the operating voltage of the target chip. ;

Click the "Download user program to U8/U7 programmer for offline download" button ;

7. The step information of the setup process is displayed, and the setup is complete with a prompt "The operation was successful!" ".

Follow the steps in the figure above. After the operation is completed, if the download is successful, it means that the user to the computer, In the tool. (3) Then use the cable to connect to the computer,

connect the U8W download tool and the user system (target microcontroller) in the manner shown in the figure below

, and press the button shown in the figure and release it to start the offline download. :

- 934 -

а

Technical support 19864585985



In the process of download p_{0} will light up at the same time and turn off at the same time a_{1} time a_{2} will light up at the same time and turn off at the same time a_{2} time a_{4}

The target chip is connected by the lead of the user system by the user system by Power supply for offline download

(1) First use the USB cable provided by STC to connect the U8W download board to the computer, as shown in the figure below. :



 (2) In STC-ISP
 In the download software, follow the steps shown in the figure below to set it up :

 It is recommended that users tuse
 Download the software (please fe@fficialtovpbsittetentionCUDATA.com
 Download the

 the latest vpsig@wffoad=the software update, it is strongly recommended that users to prove the official webssteversion from Zhongzhong
 Download the

- 935 -

Software use)

1511-15P (V0.8/8)1	panetist: 05	2012/92/10/2012/92/10/2012	WWCSTUMU	ILMON.	com	(38/	n at a	9.A	1000	000	(7.2)	1.44	477-s	air cen		Ц. талия	-	A.
	t minur line		atian cha	SEP 9.0	CO.FF	-	-385	ب	Kall	875 2 6	No H	- 15	10/16	19/19	100	12000	HF 12	
Hanne Ta Very marked	to Liberty man		00000H	27	EF 6	0 0F	11	80	68	74	01.1	19 2	6 0.4 9 E4	32	EA S	IO EE		2
此世特军 1968		新特集 325200 ···	9002@h	22	FF F	E 107	04	05	E 4	25	91.1	15 5	2 85	95	ES S	6 ES	14	
后把杜	-	AT IT AT AT AN A TAKE	-00030h	21	25 X	2 15	83	13	24 70	11	C9 3	15 IG	6 83 1 TA	10	F3 0	IC 815	10	
COO Estation	哈德 早区	DTERAT	000505	28	12 A		10	43	-	80	20 1	E k	1 14	38	20 1	3 24	a.	
1000 H MARTI	和國國中区	打开和中国政党件	00060h	78	76 D	E IF	75	5C	81	38	41.1	12 6	1.02	12	AF 7	B EF	. 18	
日本法语 1998年代/1	医机 重印加	影后传输 10号f++	00070h	77.	04 7 1991 - 6	9 113 4 100	17	00	30	10	02 1		2.02	12	61. T	10 23	E-	
	BALLING OF VOIRSE	I SHOW IN COMPANY	0000005	AZ.	14 2	e 00 E 83	EF	54	- 50	34	60 1	14 B	0 50	10	02.0	11 234	- 51	
10101-1210-1-1			000000	66	EF 5	4 (6),	74	86	54	80	40.1	18 0	2 01	TA.	CI I	15 E4	18	
-MERCEL'S / TIMES	國中的用户書	(夏日15年9月4日)	000505	Fő	20 F	前的	99	99	00	£0	64.3	55 6	0.0	12	11.7	「泉泉」	12	
15 00W/00-5W/00	H-SYRE 石榴	机下机主控和时	00000h	43	84 A 90 0	6 99 0 00	10.4	112	40	0.8	28 (32 (14 15	1 C2	61	40 J	10 02		
彩音和/川段机下9	開始輸展於	9-3E 0 15000 -	000E0n	£0	FF F	1 70	05	28	68	10	01.0	2 0	1 62	61	24.8	7 10	78	
旅行時程数量 100	00 指手;	即时间 6	000F0h	90	00.00	E EI	莳	79	眗	04	166	C A	1 24	10	F9 (Q 85	P 1	
3-107%的地区 日1	1.4 一丁昭	副部計画 0.5 t ~	001068	100	34.0	0.33	0.63		3.60	.99.	10101-1	14:2	. 11	-18-	and o	16.83	7+	¥.
] 使用调/存在线下	教究南后指导	治自标志片共电	<.:														3	
□ 使用10%数据下载3	和民后将领站1	目标芯片斜电	代码长度	04003	1 8	16.1	0.5	106	H.	EN	國內	13	清空	12M		证存住	till.	
口使用这族的下数的	学关闭自动相关	制有无志片功能		ALCONOM STREET						1		-			-			-
(* 1997) 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -	医肌下假器	制作工具使用润滑	下熟悉级	本是一	1,97	i.												1
▲下載38	如日本的系	新田口輕太加 并安保	用約律研	成業的	Fias		-											
推供电流 500mk ~	EAMIR #2	elpi 40 m v	銀飛調	開闢		題	1		ī,	1	1 62 a 64	읽						
TSLANK	顺法	任用编程	續作原谅) (63020-0	17-01	12.3	0.56	6										
49.700CV1810	注意/探索	重要到时 3 秒	a manage			_	_		_	_				_	_			- 24
約3 下数前該新設	REDI	重要求約 先期 ~	0 United Da	as her		_		_										
山田崎市村田川の市	THAT WE HAVE	THAN	法有项目成	F x	在 顶日	S M R	1	to	1.00	10.5	-	13#	17.5	đ	anti	20 125	6 3	102

1. Select the

MICR Select the intermodel pins. When the chip is installed directly on the U8W to download, you must pay attention to selecting the correct number of pins, otherwise the download will fail; 3. Select the serial port number corresponding to U8W;

4. Open the target file (HEX format or BIN format);

5. Set hardware options; 6. Select the "U8W

Offline/Online" tab, set the offline programming option, and note that the output voltage of S-VCC matches the operating voltage of the target chip. ;

Click the "Download user program to U8/U7 programmer for offline download" button ;

7. The step information of the setup process is displayed, and the setup is complete with a prompt "The operation was successful!" ".

Follow the steps in the figure above. After the operation is completed, if the download is successful, it means that the user code and related setting option have been downloaded to the U8W download tool. (3) Then

connect the U8W to the user system in the manner shown in the figure below, supply power to the user system, and you can start the offline download. :

- 936 -

Selection consultant 13922805190



The target chip is connected by the lead of the user system $_{U8W}$

Independent power supply with the user system for offline download

(1) First use the USB cable provided by STC to connect the U8W download board to the computer, as shown in the figure below. :



(2) In STC-ISP In the download software, follow the steps shown in the figure below to set it up :

It is recommended that users ruse Download the software (please feelfficial to positite tention CUDATA.com

the latest version of the software update, it is strongly recommended that users go to the official wetsteversion from Zhongzhong

Download the

Software use)

AND STORESON		Signat Auto	电序文件	EPROP	2件	80	1854	L 8		行鹿	27	180	1/104	5/4E	8 1	ONNA	
ADE US-SMILL O	1040 (000	NJ. 1 - 196	-000005	100	4 00	35	55	812	20	20	00 P	0.22	6.5	24.2	19 3	1.05	Π.
SHEET DATE	41.00	NHA - 1.14/101	000168	27 E	F 60	02	11	80	63	74	01 2	9 29	E4	32. 7	7 A 9	EE	٣
S. Inii	, Marcano	NIX . STORAGE	90020h	22 E	F FF	02	04	105	E4.	F5 -	91 I	5 92 6 73	ES.	95 B	15 9 14 C	5 25	
10000 Participation	30	- 打开框厚文件	D00405	EL F	5 82	75	93	14	23	54	75 5	E 50	12	10. J	18 2	5.52	-
		of These sectors.	000506	88 D	2.85	12	80	43	鷂	0B	20 X	E. 24	14.	3¥ 3	10 5	5 BA	(R)
action of the second in the second	8-715	+3 reconstruction	00060b	75.7	5 DE 4 75	25	75	BC DO		38	01 1 07 F	2 03	C2 17	12.2	UE 7	5 EE	-4
Date: No. W. Str. Str. Str. Str. Str. Str. Str. Str	和中国	至后任前 10时4	60006h	25 0	D 94	00	14	20	14	00	40 8	0 15	00	15	8 1	27	33
将用户程常下航空的	8./179814	器以供数机下载	000965	AF 1	A PE	89	EF	54	60	74	50 3	4 80	50	63.4	2.0	1.7%	7
酒根(15/17)酒腔器中	的用户制	机代码原数器	000805	03 E	E 94 0 FL	(04) (05)	14	80	34.	80. #0	40 0	5 02 5 ch	01	1A.4		5 E4 8 31.6	10
指UUW/UB-5V/08-SV	法图内的	机下载主控范耳	000006	80 4	1 33	40	03	102	01	th.	18 0	1 78	00	14.1	10 1	1 64	
必要的/如影响下翻台	an ill. Er se s	SE 115200 -	000DCh	43.19	0 00	09	102	11	60	42	02.0	1 78	9	21 1	10 Q	2 122	\$7
(1000) 10000	1/65;	an in the line of	ACOPOS	E0 F	E 14	79	22	28	20	00	GL C FS J	2 03	-02	21.7	14 8	1 1C .	78
S-WERMENDER B. O. V.	E HR	0.0 10 10 10 10 10 10 10 10 10 10 10 10 10	00106h	F0 3	4 00	75	11	ŧř.	20	90	00 00	4 EQ	ir.	15.1	N O	F #5	14
● 使用100/1276日下和日本	202 5-1943	統保統常計算書	10														. "
□ #母心的所有不能空后	(Estates)	日程艾台國旗	100000	TRANSFE 1	- 14	0.94	503F	1000	an c	1000	11110	1107	112-21	-	11.12	sector and	
	in the states	制御天其片功能	17249-0678	(server)	- 10	No the	1020	a unor	10	22.78	im re	98	清空	区地	1112	操作部	H
la company a company		NUTRONT	TRUCK	+ A		-	_	-	_	_	-	_	_	_	_	_	
●下数(8/07	TREES	HF出口载太上并安保	有汗汗和	expet p	int												12
推供电电 500ml	RUMBER	016 (0 st ~	魏王魏朝	開體	-	摄		1	ŕ	1	1 629	7					
TSLANK	il in	新新期目	操作成功) 1	(2020-01	-01	13-33	1.59	ş :									
16000CV1810 311	(御田)	重要到时 3 秒	12		_	_	_	_	_	_	_	_	_	_	_	_	
放于下新闻的新新新社 中国	NETWO	重要求的 先期 ~	0 Mana Ma	es ber							_						
	EN H V V	THAC	法有项目成	a re	10 B	田住	- 12	Di		-	8	7.4	22	d.	thits	1 1295	180

1. Select the

MICROCONTROLLER modeling. When the chip is installed directly on the U8W to download, you must pay attention to selecting the correct number of pins, otherwise the download will fail; 3. Select the serial port number corresponding to U8W;

4. Open the target file (HEX format or BIN format);

5. Set hardware options; 6. Select the "U8W

Offline/Online" tab, set the offline programming option, and note that the output voltage of S-VCC matches the operating voltage of the target chip. ;

Click the "Download user program to U8/U7 programmer for offline download" button ;

7. The step information of the setup process is displayed, and the setup is complete with a prompt "The operation was successful!" ".

Follow the steps in the figure above. After the operation is completed, if the download is successful, it means that the user code and related setting option been downloaded to the U8W download tool. (3) Then connect

the U8W to the user system in the manner shown in the figure, and press the button shown in the figure first and then release it, ready to start the offline d and finally power on/off the user system, download the user program and officially start :



In the process of download $p_{\rm Wy}$ and the one on the to $p_{\rm W}$ displayed in marquee mode. After the download is complete, if the download is USW LED Will light up at the same time and turn off at the same time time $p_{\rm W}$ at the same time $p_{\rm W}$ at the same time and turn off at the same time time $p_{\rm W}$ at the same time $p_{$

Introduction to the function of F.

 $3.5\ U8W\text{-}Mini$ The main interfaces and functions of the tool :

Described in detail®beliow

Toggle switch USB interfac Micro-USB interfa Dial here to upgrade the tool firmware Dial here to burn the user program Offline burning Programming System program button user program button interface $\ensuremath{\mbox{\tiny User-}}\ensuremath{\mbox{\tiny Qnly}}$ power this tool from the user's system to ground (used when setting the pin for burning protection) to P1.0/P3.2: ground (used when setting the pin for burning protection) P1.1/P3.3: Only power the user's system from this tool S-Vcc: Shenzhen Guoxin Artificial Intelligence Coontestic distributor phone number Go to the pure technology exchange forum - 939 -S-P3 0. Connected to the slave S-P3.1: Connect the ground wire of the slave Gnd:

Programming interface: According to different power supply methods, use different dowDioxadleablesaccondecter system.

Update system program button: Used Wormpdate Tools, when there is a newsversion he firmware is installed, you need to pre U8W-Mini correct U8W-Mini The main control chip is updated(Note: You must update it first,Download the toggle switch on the selection interface and tog Pieces)

Offline download user program button: Start offline PC Download the offline code to On, then use the download download button. First, the cable connects, theses drives between the offline download (the download will start immediately every ti User code).

Update/download selection interface: When neede Mhanupgrading the underlying firmware, you need to toggle this toggle switch to the firm Place, when you need to pass Uso program the target chip, you need to toggle the toggle switch to the programm (Togge spiloc) ram.

Please refer to the picture above for connection method)

interface USB

The USB interface has the same function as the Micro-USB interface, and the user can connect one of the interfaces to the computer as needed.

F. 3.6 U8W-Mini

Online download instructions for use

The target chip is connected through the lead of the wsern system And by USW-Mini Connect to a computer for online download

First, use the USB cable provided by STC to connect the U8W-Mini to the computer, and then connect the U8W-Mini to the target monolithic machine of the user's system through the download cable . The connection method is shown in the figure below. :



STC-ISP Then use

Download the software download program, the steps are as follows :

単片机型号 STORMERAN 1 = SHAR Ante -	服務交件	HEP NO.	2件:	(約13)	秋手	Bail	伯奧多	87	15.01/	前橋/	样品	TOPUS	14	1
alet - 1 +400	00000h	0	4 CP	8F 1	09 P	z 00	20 0	0 21	22 (2 24	.09	12 03	D	#
最低资料车 2400 · 最高级特车 115200 ·	00010h	27 E	F 60	00 1	LI 0 M R	0.03	74 0	1 25	F F9 1	14 32 15 1.5	FA	90 EE		
424-101/	00026h	B1 F	5 82	15.1	53 F	3 54	13 0	5 15	TA I	15 08	175	CC 25	- 14	
04000 日本時代目的中国 4 打开短序文件	00040h	21 2	5 22	75.1	93 D	1 25	54 7	5 85	5 50 1	15 80	A8	75 ITA	98	
	00056h	9A E	2.89	-212	EC 4	8 54	80.5	0 22	1 88 1	14 23	20	53 BA	-68	
CHARLEN CONCEAST Alignments	000F0h	25.2	5 DE	2F	75 B	6 81	78.0	1 12	1 63 3	12 12	ME	78 EF	-10	
截洋场物 加速机机加机 程序加速后接着 10号片。	000805	25.0	n 17 E 94	00	14 5	0 14	80 4	ID EI	1 15 (10 14	- 194 - 198	30 27	1 11	
BOT HICKNER HEREIGHTEN WILL USED LOND A	000965	AF 1	A FE	00 1	CF 5	4 00	34.9	10 94	100-1	10 00	42	01 78	-	
The set the subset of the subset of the	0008.05	03 E	E 94	01,	14.8	0.54	80.4	10 03	5 62 (11 17	. 01	D5 E4	语	
2) 就將當板大理量(1-時)上讓%(高种)	000B0h	\$5.2	2 F9	199	19. Q	0.00	E0 4	14 - 51	60	法的	41	78.83	12	
设置用FellFall大小 0.5 K ~	0000055	20 6	+ AB	490 (1050 (03-0 64 2	0 01	78 7	B 01	78.3	20.78	000	12 04		
一下次注意的时,但 2/13 3为0/07用下机程序	500E0h	EO E	F F4	70 1	55 P	5 08	50 0	1 01	03	12 01	74	88 10	1.74	
三上电量位使用极长短时	000FGh	90.0	0.03	EQ 1	FF 7	9 E0	06 8	5 10	14 1	14.80	FF	60 85	1 1	
2. 重绘画用作L/OCI ····	001065	#0 B	4 00	75	11.8	7.70	90.0	10 04	E0 1	18.15	10	06 85	0 Pi	
2) 共详条圧更位(厚止条任中期)	100													5
截压检验电压 1.90 7 ~	1177 11 10	Server 1	144	0.042	Victor	00710	1000	121100		10.000	-	1 Sec.	100	
一上电量位时由硬件自动自动看门的	77,44,95,8	instrum 1	10.1	No. of Concern	ien in	an.	27.0 8	mye.	10.7	(BEC)	8	1RfT	18.96	
6 Target 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Party Lines		-	_	_	_	_	_	_	_	_	_	_	_
「大学は大学校の主要」「第二十年	中世紀調	「日本」の言い	tial							-				11
C TOTAL RECEIPTION POINT	主要保護	本品	37	-	-	些消却.	BAU.	21a	MEDT	E IX	116.2	1		
[1] Low Laboration Million (d) Laboratory	AND AREA	server 1	COMPANIES.									1967 L		
-	建築物的目	后单改到		-		-	in in			ine .		217		
T-RE-CERE GERENARY	「古井田本	富于的	119			RY	中唐	dis fi	ABAN	en.				
	1.22 ** J.W													ς.
检测机计结项 注意/期間 重更起时 3 秒	Distanting.	11 010	over.	_										-
「日本の大学の時代の日本の日本の日本の日本の日本の日本の日本の日本の日本の日本の日本の日本の日本の	D Gam Die	no her	_	_				_			_			
THE REPORT OF A REPORT														

 $Car gauge_{MCU}$ Design company

1. Select the MICROCONTROLLER model; 2. Select the number of pins. When the chip is

installed directly on the U8W-Mini and downloaded, you must pay attention to selecting the correct number of pins, otherwise the download will be lost.

Technical support

Selection consultant 13922805190

3. Select the serial port number corresponding to U8W-Mini;

4. Open the target file (HEX format or BIN format);

Series of technical martificial websitev.STCALcon

STC12H

5. Set hardware options;

6. Click the "Download/program" button to start burning;

7. The step information of the burning process is displayed, and the burning is completed with a prompt "The operation was successful!" When the information box has the version number information of When the corresponding information is obtained, it means that it has been of

the output download board and the external mount tool. In the process of downloading, USW-Mini 4 Download the one on the tool LED Will be displayed in marguee mode. After the download is complete, if the download

bf downloading, U8W-Mini 4 Download the one of the tool LED Will be displayed in marquee mode. After the download is complete, if the download will light up at the same time and turn off at the same/ditamenio/ttbe.download fails, then a44 Then one LED Will be displayed in marquee mode. After the download is complete, if the download will be displayed in marquee mode. After the download is complete, if the download will be displayed in marquee mode. After the download is complete, if the download will be displayed in marquee mode. After the download is complete, if the download will be displayed in marquee mode. After the download is complete, if the download will be displayed in marquee mode. After the download is complete, if the download will be displayed in marquee mode. After the download is complete, if the download will be displayed in marquee mode. After the download is complete, if the download will be displayed in marquee mode. After the download is complete, if the download will be displayed in marquee mode.

It is recommended that users use the latest version of the download fisional areb (silease, feel, free, to pay attention stc-isp Download the

To download the software update, it is strongly recommended that users go to the official websiteversion from Zhongzhong Software use).

F. 3.7 U8W-Mini

Offline download instructions for use

The target chip is connected by the lead	And pass	USB	Connect to the computer ito	Power supply is offline
of the user's system to download				

The steps to use USB to power the U8W-Mini for offline download are as follows: (1) Use the USB cable provided by STC to connect the U8W-Mini download board to the computer, as shown in the figure below. :

- 941 -

Car gauge Design company

Technical support 19864585985

Selection consultant 13922805190



a at an and the second		The second second	all second as									or Later -		7 1000 L 110	
AN ALCON CLUBS	1244 J	SHAM ALLS	·昭将321日	HEP MON	(件)	願口	林子	Bai	169	18H	150	信頼/	样品	无例的	UF .
261 to 3	NEWL CHO-40 4000	4 26	000005h	22 0	4 CD	市田	28.1	92 (D M (D	2 20	00.2	0.22	02.04	129	12 03	4
低波特率 2400	· · · · · · · · · · · · · · · · · · ·	数特率 115300	00020h	22 E	T TT	02	04	05 E	1 15	91 1	1 92	215 Fr	TS	96 25	
ab test		- I and a state of the second	00036h	81 8	5 82	17	83	rs a	1 75	C9 1	5 CA	KP (1	5 85	00 35	
0000 回潮時	代码维导管	1 初开程序文件	00040h	94 0	5 E.S 2 A9	-52	11 紀	04 E) 43 B	2 94 5 80	50.8	E 88	72 pt 74 55	E PO	75 ER 55 BA	100
0000 日 121 南部	LEPhone P. C.	#17-merson2/#	OCOFON	78.7	6 DE	3F	75	9C 8.	1 78	01.1	2 63	C2 24	AF.	78 EF	.11
和李涛道 100 数十	小彩机 重用版	医后接着 10号计 *	000708	78.0	8 79 N AA	54	11	00 00	05 3	02 8	0.62	92 12 (D 12	142	70 23	1.00
1000	Calendary an incension	ALL REAL TRACE	0009dh	AF 1	A FE	22	EF -	14 19	2 34	10 3	4 80	50 50	1.42	01 7h	
INCOME APPL		AL 42-101 TO 45-102	0008.05	03 E	E 34	-01,	74	N 8	1 80	40 0	3 62	01 77	, ci	D6 E4	语
House Amagine	111 111 111 111 111 111 111 111 111 11	THE CONTRACTOR	000805	20 2	2 F9 4 BB	100	99.	60 (A 68 (A	2 EO 1 78	16.5	5 60	03.19 55.71	191	78.85	12
2.5 10 11 12 12	T della stori all'all'all'all'	LT ATTACT	SCODON.	43.5	0 00	105	E0	67 (I)	1 0.8	02.0	1 74	CZ 51	90	00 02	07
NAME AND ADDRESS OF THE OWNER OF T	10000 10055	apipiji c	COOE05	EO E	F F4	70	05	PS 04	E 100	01.0	2 03	02 01	23	88 10	28
-WINGSONS IT			00106h	F0 3	4 00	10	11	LT D	/ UE 0 90	00 0	4 20	87 11 88 11	10	04 E5	1 22
门神田田川市市	E F. ST. Sect. 5.1942	使用研究計算書	20												-
一种国际新闻下	· · · · · · · · · · · · · · · · · · ·	設立は単数		Sector 1	144	u de la		201			cu (era	201 in		112200	1000
口使用这种机力	\$124×15白动相关	國天高片功能	TARTICI	Same 1	10.1	No the	No.	mul	201	海關內	3183	9.35.05	18.	18193	R.96
	RATES NAME IN NAME	1971年1月後用回用 新聞口載為 并安装	下数据数 两外指标	たい 「 学 M ¹											
推供电流 500ml	S RUMBER	88 40 m	翻讀	開闢	2	脹		T		(1 629 (1 64	P				
T31/4 1	ill ut	新闻编程	續作成功) :	(3020-0	-91	13-33):59)	8							
检测时间都	注意/探索)	重要到时多秒 =	1		_		_		_	_		_	_		_
the second second second	STAR BEICHERTON	重要求約 先展 ~	D. Mana De	ni der											
Logical Concession and	er av av und je ocht		provide the state of	and interest	1000	COLUMN ST	1.000	100	in the second se	ettern .	1012		1000	1997 Barris	and the second

1. Select the MICROCONTROLLER model; 2. Select the number of pins. When the chip is

installed directly on the U8W-Mini and downloaded, you must pay attention to selecting the correct number of pins, otherwise the download will be lost.

defeat ;

3. Select the serial port

number corresponding to U8W-Mini: 4 Open the target file (HEX format or BIN format) ;

5. Set hardware options; 6. Select the "U8W Offline/Online" tab, set the offline programming

option, and note that the output voltage of S-VCC matches the operating voltage of the target chip. ;

Click the "Download user program to U8/U7 programmer for offline download" button ;

7. The step information of the setup process is displayed, and the setup is complete with a prompt "The operation was

successful!" ". Follow the steps in the figure above. After the operation is completed, if the download is successful, it means that the user contained related setting options have been downloaded to the download tool.

- 942 -

Technical support

It is recommended that usersTC-ISP Download the software (please fe@fficiatorphysitatentionCUDATA.com Download the

use the latestdensite adfthe software update, it is strongly recommended that users go to the official wetesteversion from Zhongzhong Software use)

(3) Then use the cable to connect to the computer and connect we have a connect upCome, and press the button shown in the figure and release it to start the offline download :



In the process of downloading , 4 Download the one on the too will be displayed in marquee mode. After the download is complete, if the download will light up at the same time and turn off at the same time time time time to will light up at the same time and turn off at the same time time time time time time to will be displayed in marquee mode. After the download is complete, if the download will be displayed in marquee mode. After the download is complete, if the download time to will be displayed in marquee mode. After the download is complete, if the download time to will be displayed in marquee mode. After the download is complete, if the download time to will be displayed in marquee mode. After the download is complete, if the download time to will be displayed in marquee mode. After the download is complete, if the download time to will be displayed in marquee mode. After the download is complete, if the download time to will be displayed to will be displayed in marquee mode. After the download is complete, if the download time to will be displayed to will

 $_4^{\text{Then one}_{\text{LED}}}$

The target chip is connected by the lead of the waek system And through the user system user system by Power supply for offline download

(1) First use the USB cable provided by STC to connect the U8_{W-Mini} The

The download board is connected to the computer, as shown in the figure below



₂0 In STC-ISP In the download software, follow the steps shown in the figure below to set it up :

Technical support 19864585985

2 STC-ISP (V6.878	Q (BRIMPHIA: 05	13-55012928) 108	www.STCMCI	JOATA	com	(技术	213	QC2.0	0000	9751	本統計	4	-	- 1	a x
单片机型电 STORED	E4V		理序文件	12736	10件	織口	助手	86	1倍病	資置	法型	(信権)	样晶	武御	曜序 11
高口号 103-50	taki thises (can	41 - 136	00000h	54	04 CE	8F	22	02 00	20	00 X	0.22	02.2	1 29	12 0	3 🔲 A
最低资料率 2400	- #X	被持軍 115000 ~	00010h	27	FF 60	00	11	00 (B) 05 (B)	174	01 2 91 F	9 89. 1 41	E4 33	E FA	90 E	
Rahietz			00036h	81	F5 83	15	83	13 84	n	C9 F	th d	15 CI	5 25	cc i	5 (A)
0w0000 2 ####	代码维护管	+ 打开近界文件	00040h	21	ES ES	75	23	FI 17	14	75 8	00 3	75 BI	C 83	75 15	A 98
Die0000 20 militi	LIPHONE PE	#T-Representation (2) (#	00050h	78	75 DE	JF	75 1	40 日 80 日	78	01 1	1 63	C2 24	2. AF	78 E	9 (98) 7 (11)
ana ani	WEAL WREAD	EGAN DAL	000708	74	04 75	52	12	00 08	05.	02 E	0.02	92 1.	1.67	70 D	9 B.
half-black black become	in the second		00080h	10	CE3 94	02	14	10 H	1 20	40 5	15	00 E	100	70 2	10 M
持用戶職幕下	「動型的用人17個程」	进以供款机下数	0008.05	03	EE 34	-01,	14	N N	80	40 0	5 62	01 17	i a	06 E	1
· · · · · · · · · · · · · · · · · · ·	輕調中的用户制	机代码原数据	00080h	85	22 FS	23	99	00 06	EQ.	相互	69 6	Q. 8.	191	7A. A	3 72.
括10%/38-6%	/08-3%设置为额	和下载主控范围	000065	20	64 AB	40	03	60 00 cir az	78	78 0	1 75.	00.7	100	12.0	4 46
浸渍10/11脱机	下期时的制度的	19-16 1 192000 -	000E0b	EO	EF F4	70	05	P5 08	20	01 0	1 03	0.2 0.	1 74	88 1	2 79
教約時程数量 1	10000 相手;	相相國 5	000FGh	90	00 03	Eli	17	79 EX	04	E6 1	14 1	24 8	F8	60 E	5 5.
3-100100000E	a a A ~ Tiffi		001065	10	34 00	35	61	UP IN	1.99.	0.0	1.20	25.13	5.80	06.8	9. 7+ v
[] 使用调/存在对	目的元前加持局	198日称志叶用电	≮.:												3
□ 使用\@数模下#	教学家自然知道	目标芯片制度	代码长度	04203	枝	條和	0251	DKH.	国旗	庸九	1	1 空区	M.	領有	故据
山使用这般机不可	的特先用自动性的	剧與无志片功能	-	-		_		_		20125	14.00		2.11.	11100	1042111
			下数据版	建是 。	1.37 Flash										
	for an T well avoi	IT HUNDRAL IT SIX	Anna	ch (luit)		-	-		1.1	i die					ā.
擅供电流 500mk	······································	에퍼 40 mt ~	建造卡戰論	和國	- 5	银		1	3	0 645	1				
下机内制化	il it.	重度编程	· (1)(1)(1)(1)(1)(1)(1)(1)(1)(1)(1)(1)(1)(62020-0	16-14	15-3	5:59)	и.							
6399001810	注意/探索	重复取时 3 秒		_	_			_						_	
日期政下教育部委員	· · · · · · · · · · · · · · · · · · ·	- 展売 佳久覚達	0 (Inno iDa	no ker											
口当目标文件到几日	自动装积并发展	ET-Mar9	法有项目成	序变	府项目	調除	12	1140	融盘	R 1	辺構な	1	成功	十計 1	295 8

1. Select the MICROCONTROLLER model; 2. Select the number of pins. When the chip is

installed directly on the U8W-Mini and downloaded, you must pay attention to selecting the correct number of pins, otherwise the download will be lost.

3. Select the serial port number corresponding to U8W-Mini;

4. Open the target file (HEX format or BIN format);

5. Set hardware options; 6. Select the "U8W Offline/Online" tab, set the offline programming

option, and note that the output voltage of S-VCC matches the operating voltage of the target chip. ;

Click the "Download user program to U8/U7 programmer for offline download" button ;

7. The step information of the setup process is displayed, and the setup is complete with a prompt "The operation was successful!" ".

Follow the steps in the figure above. After the operation is completed, if the download is successful, it means that the user down and related s Loading tools.

It is recommended that users use the latest version of the download software (please feel free to pay attention to the officie bwebsite the ISP STC F

To download the software update, it is strongly recommended that users go to the official wetset or sign from Zhongzhong Software use).

(3) Then connect U8 in the manner shown in the figure beim the user system, the user system starts offline download as soon as it is powered of



In the process of downloading , $_4$ Download the one on the too will be displayed in marquee mode. After the download is complete, if the download will be displayed in marquee mode. After the download is complete, if the download $_4$ Then $_4$

The target chip is connected by the lead Mini and U8W-Mini Independent power supply with the user system for offline operation of the user's system to download

(1) First use the USB cable provided by STC to connect the $\rm U8_{W-Mini}$

The download board is connected to the computer, as shown in the figure below



₂0 In strc-ISP In the download software, follow the steps shown in the figure below to set it up :

- 945 -
| STC-ISP (V6.87K) (時間吧話:) | 0513-55012926) Wildow | ww.STCMCI | JUATA | com | (技友才 | i ak | \$Q\$ | 160 | 000 | 375 | 0 44 | 始件 | | - | Ц | × |
|---|------------------------|---------------|---------|--------|---------------|----------------|-----------|--------|--------------|--------|-----------------|-------|-------------|------|----------|------------|
| 片机型制 530888848 1 | - GISLARY Auto | 11日序文件 | 12216 | 2件 | 織 | 3. 8 84 | F. | Bail | 伯典 | 82 | 180 | 1/10 | 権/相 | 8 | REMIER | F 1112 |
| 新口号 tes-sensel chow 化 | 1961 | 00000h | 54 | 04 Ç | p ar | 22 | \$2 | 09 | 20 | 00.1 | FD 22 | 2 0,2 | 24.5 | 29.1 | 2 03 | 1 * |
| 任资持车 2400 · · · · · · · · · · · · · · · · · · | 京政持軍 115000 | 00010h | 27 | FF 6 | 0 00
70 0 | 11 | 100 | 03 | 24 | 41 | 19 F) | 6 E4 | 32.7 | 1 | O EE | |
| 0-1011 | CONCERNMENT OF | 00026h | 81 | 25 8 | 2 75 | 83 | 13 | 54 | n | C9 1 | 15 10 | 6 KS | CB 5 | 13 6 | 10 25 | |
| 1000 日本時代時間中日 | + 打开框席文件 | 00040h | 21 | ES E | 2 75 | 23 | 10 | 25 | 54 | 75 | 5E 51 | 1.75 | SC A | 18.7 | 15 I.A. | 98 |
| 2000 | all more rearrants de | -00056h | 5A. | D2 A | 9 212 | 10 | 43 | 54 | 80 | 50.1 | FE BI | 5 14 | 27.2 | 10.5 | は高い | () |
| | All second strained as | 000108 | 78 | 75 D | 5 JF | 11 | 50 | 101 | 30 | 01 | 12.00
FTL C1 | 3 52 | 12.4 | 12 1 | B EF | 10. |
| 新生活场 国际规制 推罪 | 如恶后开始 取号儿!! | 000805 | 85 | uti e | 4 00 | ñ | - | 14 | 80 | 40 1 | tD 14 | 5 00 | 15 0 | 10 S | 0 27 | 100 |
| 15 CD CORP OF THE STREET AS NOT | NATING BULLER | 60096h | 2.5 | lh E | E 00 | EF | 54 | 00 | 34 | 10 | 94 10 | 0 50 | 63.4 | 2.0 | 1 75 | |
| Clicke Are Contract of the | ALAN OF BUILDING | 0008.03 | 03 | EE 3 | 4 03, | -14 | -80 | 54 | 80 | 40 | 0多 的 | 1 01 | 72.0 | 3.1 | 15 肥斗 | 谱 |
| THE REAL OF THE PARTY OF THE | ALCONTROLOGICAL | 000E0h | 10 | 20 F | 9 33
1 44 | 20 | 20 | 100 | 10 | 14 | 55 60 | 2.03 | 12.1 | | A. A.S. | 22 |
| 10 004/00-28/00-29/96U 33 | 版相 L 和于[古纪]-1 | 000000 | 41 | 50 G | 6 990
6 85 | 10.0 | 12 | 80 | 2.R.
0.8- | 217 .1 | 51 T | 1 00 | 51.4 | 10.0 | 0.02 | |
| 浸渍加,加酸机下塑料的晶晶 | 2 特 第 1 16200 - | 000E0b | EO | EF F | 4.70 | 05 | P5 | 0E | 22 | 01 | 02 00 | 1 0.2 | 01.7 | a e | 8 10 | 28 |
| <u>教約编程数量</u> 10000 · 提 | 手相相同 6 | 000F0h | 90 | 00.0 | 2 El | ŦŦ | 79 | 酌 | 0£ | 85 | 10 4 | 6.24 | 80 E | 19.4 | 0 85 | 2 C |
| 3-WCT输出地压 B.B V ~ 上 | 私福時時間 0.5 * ~ | 00106h | 10 | 34 0 | 0.75 | - 11 | 17 | 10 | 90. | 00.1 | 04.2 | 1.11 | 15.3 | 0.0 | 16.822 | 10 |
| 一 使用:=>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>> | 國發展目标芯片構成 | < : | | | | | | | | | | | | | | 3 |
| □ 使用场质模不敷完成后终续; | 論目标芯片側电 | 州道北部 | 104003 | 1 8 | 10.34 | 10.8 | 100 | ñ1 l | ier iu | | 2315 | 100 | 1716 | | 12.00.00 | - |
| 口使用这般机下数时关闭自动 | 绘测有无芯片功能 | 1.4663.457.68 | | 1.04 | 1995.50 | | | 23 | 30.71 | simp: | 0.00 | -11.2 | Canal March | 11.1 | INTER. | 200 |
| ING. THE | 國動/WIT具使用润滑 | TRUES | #.B | 1.32 | - | - | | - | - | - | _ | | _ | - | _ | |
| 自己的 现代了其实的 | SHABCESt 并安保 | 南沂津和 | 11年代 | Flas | £ | | | | | | | | | | | 72 |
| ARRIVE THE AVE. | ins on Figure and | 有异下数增 | 中代码 | | 25 | | | | 1 | 1.6 | e*1 | | | | | |
| Hallend avore a stall | 925318 (40 ML V) | 並在下動調 | 庐代宫 | | 10 | | | 1 | 13 | 1 64 | 61 | | | | | |
| NOVENWARK IN THE REAL | 100000000 | - | | | | | | | | | | | | | | |
| 下數合調解 | 金夏 :電程 | 操作探索) ! | (2020-4 | 14-14 | 12.3 | 0.56 | <i>1.</i> | | | | | | | | | |
| 检测的16% 注意/展示 | REAR SH- | - | | | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | |
| 部に下規制部業新装数回転です | : 重复次約 先展 ~ | 0 Unio De | no ber | _ | _ | | _ | | | | | | | | | - |
| 当我将文性型()的点法体积出现 | HET-MAS | 法有项目成 | 再支 | 在IT IT | 調算 | 1 | ter | \$ W.B | 12 | 1 | 12# | RE | 南 | 由日 | 数 1295 | 清整 |

1. Select the MICROCONTROLLER model; 2. Select the number of pins. When the chip is

installed directly on the U8W-Mini and downloaded, you must pay attention to selecting the correct number of pins, otherwise the download will be lost.

defeat ;

3. Select the serial port number corresponding to U8W-Mini;

4. Open the target file (HEX format or BIN format);

5. Set hardware options; 6. Select the "U8W Offline/Online" tab, set the offline programming

option, and note that the output voltage of S-VCC matches the operating voltage of the target chip. ;

Click the "Download user program to U8/U7 programmer for offline download" button ;

7. The step information of the setup process is displayed, and the setup is complete with a prompt "The operation was successful!" ".

Follow the steps in the figure above. After the operation is completed, if the download is successful, it means that the use methods and related s Loading tools.

It is recommended that users use the latest version of the download software (please feel free to pay attention to the officie) website the ISP STC I

To download the software update, it is strongly recommended that users go to the official website action from Zhongzhong Software use).

(3) Then connect U8 in the manner shown in the figure be system with the user, and press the button shown in the figure first and then release it, reference to the machine is downloaded, and finally the user's system is powered on/off, and the download of the user program officially begins. :

any _____Technical support_19864585985



In the process of downloading , $_4$ Download the one on the toql/ill be displayed in marquee mode. After the download is complete, if the download will light up at the same time and turn off at the same time download fails, then a_4

F. 3.8 /Production update//U8W-Mini

The process of making a U8W/U8W-Mini download master is similar. In order to save space, the following uses U8W as an example to detail how to make a download master. Before making the U8W download master, you need to dial the "Update/Download selection interface" of the U8W download board to "U tool Firmware", as shown in the figure below.



Then in STC-ISP Click "Set U8W/U8-5V/U8-3V as offline download master" on the "U8W Offline/Online" page in the download program Chip" button, as shown below Be sure to choose the serial port corresponding to U8W)

- 947 -

🧱 STC-ISP (V6.87%) (時間地話: 051	3-55012926) William	ww.STCMO	JDATA.com	n (技术支持QC	1600003751) 本(¢Ħ	- II	х
 単片代型号 142167280102 第12号 100-500041 0040 1058 最低設計業 2400 最低設計案 2400 最低計算 2400 最低設計案 2400 最低設計案 2400 2454 2400 2454 	 ・ 13編 ・ ・ ・	曜際 交件	# ₽ ₩	L=il伤喜说置	运想/竹槛/轩嘉	范朝經岸		
5-WT報知社国 10.0 V → 上北5 一 使用30/W在地下数元成品特徴 一 使用30数机下数算关并出出物物 ● 使用30数机下数算关并出出物物 原机下数器 直 使用30数机下数算关并出出物物 原机下数器 直 使用40数机下数算关并出出物物 原机下数器 直 使用40数机下数算关并出出物物物 原机下数器 通 正数30% → EIM目指的	的封闭 0.5 + ~ 经目标芯片构电 排芯片构电 物无芯片的最 的无芯片的最 的无芯片的最 的无芯片的最 的无芯片的最 的无芯片的最 的无芯片的最 的无芯片的最	< 北海长景 正在地市開始本 国際など的	000004 100004 	1236322 0000000 236322	() SMMA ()	清空区场	in reach die	() ()
TSLANK 01	使其编程	認		61999 (COMPA) 32 COMPA 16 16 (COMPA)	69.85%29 6			
检测和13% 注意/集团	全页现时 3 秒	D Mana Ma	1 242193-398 no dan	时为依赖平时之	1日下航			.*
回每次下载单都重新装载回报文件 回当目标文件型化时自动装载并发送	Tittais	东有项目的	IF XAU	isan itau		ins av	11+#1 1250	8 2

The following screen appears to indicate that the U8W control chip is completed :



After the production is complete, don't forget to dial the "Update/Download selection interface" of U8W back to the "Burn user program" mode, and power up the U8W download tool again, as shown in the figure below. : (OtherWise, It will not be able to burn normally)

- 948 -

Car gauge Design company

Technical support

Selection consultant 13922805190

real



F. 3.9 U8W/U8W-Mini

Set the pass-through mode (can be used for simulation)

 To use
 For simulation, you must first WWW With Mini
 Set to pass-through mode.88W-Mini

 the currentThe method of switching to serial port pass-through mode is as follows :
 1. First of all, the U8W/U8W-Mini firmware must be upgraded to v1.37 and above; 2. After U8W/U8W-Mini is powered on, it will be in normal download mode. At this time, press and hold the Key1 (download) button on the tool without releasing it, and then press again.

Key2 (power supply) button, then release the Key2 (power supply) button, and then release the Key1 (download) button, U8W/U8W-Mini will enter the USB-to-serial port pass-through moder.#Beekey/Key1 to releaBel&@ey1key7he U8W/U8W-Mini tool

3. that enters the pass-through mode is just a simple USB to serial port and does not have offline download function. If you need to restore the original function of U8W/U8W-Mini, you only need to press the Key2 (power) button separately again.

F. 3.10 U8W/U8W-Mini

The reference circuit

USB type online/offline download boardusw-Mini

Provides users with the following common control interfaces :

Pin function Power	port	Function description
control pin download	P2.6	Low-bit valid
communication pin	P1.0	serial quartected to the target TXD (P3.1)
	P1.1	chip $_{TXD}$, The serial port $_{RXD}(p_{3,0})$
programming button	P3.6	connected to the target
	P3.2	chip is low effective LEDI
display	P3.3	LED2
	P3.4	LED3
	P5.5	LED4
	P2.4	Flash of CE foot
Diver in control foot	P2 3	Flash foot SO
	P2.1	Flash of _{SI} foot
		Flash of SCLK foot

949 -

	P3.6	Start signal
Fully automatic	P1.5	complete signal
burning tool sorter signal	P5.4	ок Signal (good product signal)
	P3.7	ERROR The signal (defective product signal)
Buzzer ($_{\text{BEEP}}$) Refer to the c	rcuit diagram for	is highly effective (high-level sound is emitted)

the control part of the control power supply :



Refer to the circuit diagram for the Flash control part :



The user program⁴is greathearthyaanu need this^{nemory}

Refer to the circuit diagram for the key part :



Reference circuit diagram for buzzer part :



Reference circuit diagram for LED display part :

- 950 -



Refer to the circuit diagram for the connection part of the serial communication pin :



F.4 STC Universal USB To serial port tool

F. 4.1 STC Universal USB External view of the serial port t	ool
---	-----

Front :



back :

- 951 -

Car gauge Design company

Technical support

Selection consultant 13922805190



F. 4.2 STC

Universal USB

Layout diagram of the serial port tool



Here, the "power switch" needs to be described:

The function of this button is the same as that of a self-locking switch. When the switch button is on time for the first time, the switch is turned. When the switch button is on time for the second time, the switch disconnects the power supply. In view of the fact that the self-locking switch of circuits that use tact switches to replace the self-locking switch function to improve the service life of the tool. For downloading had self-locking power-on reset before execution will begin. STC ISP ISP

Shenzhen Guoxin Artificial Intelligence Coopiletatic distributor phone number

- 952 -

Program, so use stc Go to the serial port tool to download the serial ass

- 1. Use stc Universal UST he serial port conversion tool will be baneed to the computer ;
- 2. open ^{STC} of ISP Download software ;
- 3. Choose the MCU model;
- ^{4.} choose^sgeneral purpose The serial port corresponding to the serial port tool ;
- 5. USB Format or BIN Format);
- ⁶ Open the tar **J** befile ownload Programming" button in the download software ;
- ^{7.} click ISP Go to the "power switch" on the serial "port **Roaleto** supply, you can start the download.
 - Click general STC USB
 - [Cold start burning]

an an an an an an an an an a da da

In addition , USB Interface with Micro-USB The interface is the same function, and the user can connect one of the interfaces to the computer as not the download of the signal pin 470 Ohmic resistance to ground, if set P1.0/P1.1=0/0 or P3.2/P3.3=0/0 Time to be able to programming iffterface can be P3.2 + P3.3 Received0V Signal foot.

F. 4.3 STC Universal USB To serial port tool driver installation

- 21C-124 b-203642395064X84	
 STC-ISP软件V6.87K数 STC开发/病臺工具说明 STC研发/病臺工具说明 STC研放工具数、已含約須 使用该软件的Kell的頁段還向Kell中原加 	ustc器件/头文
FREEの単語の ・STC-ISP V6.87Ki配置に	
• STC-ISP的中开版图题	
◆ STC-ISP V5.87%/的纪念	
Unzip after downloading , The pa	th of the driver installation packageRT Driver\CH340_CH341
^{CH340} 下载 > stc-isp-15xx-v6.87K >	USB to UART Driver > CH340_CH341

名称	修改日期
🚑 ch341ser	2020/5/9 15:03

Provided by the official websitate the serial driver as an example, doublest tit the package, click "Install" on the main interfac Install" button to start installing the driver :



Then the driver installation success dialog box pops up, click the "OK" button to complete the installation :



F. 4.4 use STC Universal USB Go to the serial port tool to download the program to

1. use STC UniversalUSB The serial port conversion 460 I woldbacktrittethe computer :

Car gauge Design company

Technical support 19864585985

Selection consultant



- software ;
- 3. STC-ISP **Open and select**

4. the anodel concession ding to the burning chip is identified by the Serial port transfe Attent (where a loss of the connected to the contrast of the serial port of the burning chip is connected to the contrast of the serial port and the serial port of the serial port of the burning chip is connected to the contrast of the serial port of the series of

- 5. Load the burning program;
- ^{6.} set the burning options; click
- ⁷ "Download,"Program" button ;

🔜 STC-ISP (V6.87K) (相告电话: 0513-55012928) 官用:www.STCMCUDATA.com (技术支持QQ:800003751) 本软件... X 单片机型号 STORMSRAW - SING Auto -程序文件 EITERS文件 用口助手 Balt 的复设置 选型/价格/存品 范例程序 *** 02 04 CD SF 99 D2 00 20 00 FD 22 02 04 D6 12 03 出口은 USB-SEBIAL CH340 (ODBs) 000000 扫翻 . A 00810h FF 68 0C 12 00 83 74 01 29 F9 E4 3% FA 80 EE 最低波特军 2400 最高球特面 119200 00020h 22 FF FF 02 04 05 E4 FS 91 FS 92 FS 95 F5 96 FS 清 起始的批 000305 BI FE BE YE BE YE BA FE CH FE CA FE CB FE CC FE 00040h E1 P5 E2 75 93 01 F5 94 75 8E 80 75 8C A9 75 8A 55 打开程序文件 З Dr 0000 國著降代語彙冲区 00050h 5A D2 A9 D2 8C 43 BA 80 90 FE AS 74 3F F0 53 BA 耲 □ 有限 23 P 1.0 回复 中区 0x0000 打开EEPacat文件 TE 75 DE 2F 75 BC 81 7F 01 12 08 C2 D2 AF 78 FF 00060h .12 00070h TA 04 TS SA 12 00 DE 30 62 FD C2 02 12 02 70 E3 Ξ. 硬件选项 BANK机/联机 程序加密后接输 ID另上()。 ES OD 94 00 74 80 94 80 40 ED 15 0D 85 0D 70 E7 00000h 27 00050h AF IA FE D3 EF 94 00 74 80 94 80 50 03 02 01 7A 输入用户程序运行性指如此频率 [11003] ~ 图6: 00020h D3 EF 94 0A 74 80 94 80 40 03 03 01 7A C2 D5 E4 语 ☑ 攝護醫驗大增益(13%)上建设法律) opomoti. ES 22 ES 23 50 00 00 E0 64 55 60 03 02 01 7A A3 23 设置用户部的加大小 0.5 0 000C0h E0 64 AA 60 03 02 01 7A 78 01 7A 00 79 00 氟 12 64 00020h 43 90 00 09 E0 6F 60 03 02 01 7A C2 01 90 00 02 07 下次治启站时, F3. 2/P3. 3为0/0才可下载程序 EG FF F4 70 09 F5 0E D2 01 C2 03 02 01 7% BF LC 78 ODOE0h 一上电量位使用转张源时 oboron. 50 00 03 E0 FF TE F0 06 E5 10 A4 24 50 F5 82 E5 5. 受益時時作1/0日 00100h FO 34 00 F5 53 EF F0 90 C0 04 ED FT 75 F0 D0 E5 於許無臣篡位(禁止低臣中重) 但任检测电压 1.90 V 代码长度 045CM 特殊合和 025106H 团城镇充 清空回境 保存計畫 一上电复位时由硬件自动启动看门物 看门胸定时高分频系数 256 2 空闲状态时停止着门窗计数 下载/谓程 重塑编程 检测机的选项 注意/帮助 重复短时 3 秒 ~ D Dono Dens. her 重要次数 无限 一 回每次下餐前都重新装委目标文件 发布项目程序 发布项目帮助 或如本机凝集器 [2] 提示器 威功计数 1006 有零 当目标文件受化时自动装载并发送下载命令

The prompt box in the lower right corner shows "The alight MOON's Being detected" & Go to "Power on" on the serial port tool Turn off the "power supply, you can start the download:

[Cold start burning] MCU

- 955 -

在检测目标的	单片机		×
			4

Car gauge Design company

Series of technical mail fileial website store

9. Wait for the download to end. If the download is successful, the prompt box in the lower right corner will display "Operation successful!"

Technical support

Selection consultant₁₃₉₂₂₈₀₅₁₉₀

单片机型号 STCHNOMEAN	- 318089 Auto	1 程序文件	EFFLORY	2 PR	ac	1815	Esi	104	1.197		通 型/	前橋	/群品	雇	國羅摩	
 ▲口号 1958-SEEIAL CH340 (0006 ● 截至3 ● 截至3 ● 截至4 ● 大次与自动1,754 ● 五 ● 大次与自动1,754 ● 五 ● 大次与自动1,754 ● 五 ● 大次与自动1,754 ● 五 ● 五<	 115290 利井程序文件 利井程序文件 利井程序文件 利井2000(文件) (11月200(文件) (11月200(文件) (11月20(文件) (11月20(大) (11月20(大) (11月20(大) (11月20(大) (11月20(大) (11月20(大) (11月20(大) (11月20(大) (11月20(大) (11月20(大) (111) (1111) (11111) (11111) 	O00000h O0010h O0020h O0020h O0020h O0040h O0050h O005	0 27 F 22 F 51 F 53 D 17 TA 0 E5 0 43 9 E0 F 50 0 F0 3 040CH	4 CD 4 CD 4 F 60 F F 7 5 5 2 2 4 9 5 5 5 2 2 4 9 5 5 5 5 2 2 4 7 9 5 5 5 5 2 2 4 7 9 9 4 4 6 0 5 4 6 0 0 4 7 7 8 4 6 0 5 7 4 6 0 0 0 4 7 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8	8F 0C 02 75 02 2F 8A 00 03 03 03 03 00 23 60 05 70 20 55 80 80 80 80 80 80 80 80 80 80 80 80 80	999 127 04 83 83 80 75 12 74 87 74 90 03 80 99 87 80 80 99 87 80 80 99 87 80 80 99 87 80 80 99 87 80 80 80 80 80 80 80 80 80 80 80 80 80	D2 00 00 0 05 E 55 B 51 F 55 B 50 0 50 0 50 0 50 0 50 0 50 0 50 0	0 20 0 20 1 20	00 01 51 09 52 00 02 40 00 40 40 00 50 01 50 00 50 50 50 br>50 50 50 50 50 50 50 50 50 50 50 50 50 50 5	FD9F55EEE12DD9030000000	22 F9 92 CA 80 A8 03 C2 15 00 02 60 7A 03 A4 E0	02 02 02 02 02 02 02 02 02 02 02 02 02 0	4 D94 5 F5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	12 80 96 53 75 53 78 70 01 25 78 12 00 8F 82 04	01 EF E5 E5 E5 E5 E7 E4 E5 E5 E5 E5 E5 E5 E5 E5 E5 E5 E5 E5 E5	- 講話理はよりを通行部に対した。 >
下動/編程	主要病程	 「 「 「 「 「 「 「 「 「 「 「 「 「	停锅着: (2020-0)	0.02 1-21 (294 09 : 14	5:08	ī									
检测时73项 注意/期期	重要是时 3 10															
	and the second statement	D liberral De	we have													

F. 4.5 USE

STC U

Universal USB To serial port tool to simulate user code

Currently The simulation is based of nvironmental, so if you need to use Universal USB If you go to the serial port tool to simulate the user cod need to be installed ware.

Software installationAfter completion; Tyou **Bistul at achtering stall**. The installation steps of the simulation driver are as follows : First open the download software ; stc-isp

Then in the functional area on the right side "Sinheatoftwseetings" page, click "Add model"and beader file to Emulator

Drive to Keil "Medium" button :





Locate the directory to The installation directory of the software, and then determine.

After the installation is successful, the following prompt box will pop up :

Technical support₁₉₈₆₄₅₈₅₉₈₅



ⁱⁿ Keil The following files can be seen in the relevant directory, which means that the driver is installed correctly.

nii Lo CSL o BN	- 0 HE'SH	·	 WE THEFT (?)	## 1/6 + C(1 + PK + SK	+ 1
218 218 219 210051 2102051 2100051 2102051 2102051 2102051 2102051 2102051 2102051	Hild (19) 1017/4224 (10) 1017/4224 (10) 1017/4224 (10) 1019/2424 (10) 1019/2424 (10) 1019/2424 (10) 1019/2424 (10) 2019/2424 (10			100 E 500 E 500 E 5100 E 510 E 5100 E	

Since in the default state , $_{STC}$ The main control chip is not a simulation chip and does not have a simulation function, Also need to $_{STC}$ so if simulation is required, the main control chip is set to a simulation chip. The steps to make an simulation chip are as follows :

First use stc Universal The serial port toof will Connect to the computer ;

and then open ISP Download the software, and select the serial port number corresponding to the serial

the selection port tool in the drop-down list of serial port number; MCU model ;

Select the user program to gun Frequency, the frequency selected when making the simulation chip is consistent with the frequency set by the Can achieve real operating results.

単片机型号 STOHEN 単口号 USE-SIE 計板作特室 2400 に始め社 M-0000 □ 清除代	407 AL CHO40 (DOM 一 最高速 研修中区	 引期数 Auto ~ 引期数 Auto ~ 引数 約4 約率 118200 ~ 利开程序文件 	程序文件 EXTRUM文件 田口助手 5+11仍真设置 选型/价格/样品 范例程序 1 予加型是和头文件和K+14 仿真器使用识明 学和STC 化真器短动的 (14) STC A/STC 15系列(伪真芯片设置 单片机型具 STC MERCAL
20000 回 新修知	PRIME 402	(] FFEEPRORX (*	將销送回释单片机设置为伤真芯片 4
输入用户程序运行 已 描述器放大增益	日田市に将車 🔛 (1200以上建設が ため、 015	1950 - 2012	SXD Fin3 F3.0 BXD BXD
□ 下次冷启动时,1 □ 上电复位使用板 □ 加速的用作1/01 □ 允许低压复位将 低压检测电压 □ 上电复位时由器	3 2/83 3为0/8 未発明 3 #止低圧中(6) 1.90 V (件自动启动看)	オロ下教程序	■121万寨位直著使用方法。 1、開先省资资案体直基础。可通过点击此页面中的"添加MO型局到K+II中"技 相进行变要 2、准备1方上面前招质消费局的芯片 3、有其论定方位直目存去片 4、按照上面将芯片与电解进行连接
 □ 下次冷启动时,1 □ 下次冷启动时,1 ☑ 上电复位使用板 ☑ 预位期用作1/01 ☑ 允许低压复位终 低压检测电压 □ 上电复位时由器 查门舆造时器分 ☑ 空闲秋态时保止 ☑ 下次下载用户程 	3 2/83 3为0/0 (未延时 3 前止低压中低) 1.90 Y (注意动启动着) 感示数 258 看门海计数 序时指除用户口	オ 市下教程 序 ※ Wi LE KONEE	
 □ 下次冷启动时 1 □ 下次冷启动时 1 □ 上电复位使用板 □ 放け個日作1/01 □ 计电复位时由器 ● 上电复位时由器 ● 上电复位时由器 ● 二电复位时由器 ● 二电复位时由器 ● 二电复位时由器 ● 二电复位时由器 	3 2/83 3为0/0 (朱冠时 3 月止気圧中低) 1.90 Y (件自动启动看) 傍系数 256 看门海针数 序时指除用户口	オ 可下教程序 ※ ※ EPLONEE 単質病程	
 □ 下次冷启动时,1 □ 上电复位使用板 □ 上电复位使用板 □ 分许我压复位将 私压检测电压 □ 上电复位时由键 查门测定时器分 应 空洞状态时得止 □ 下次下载用户程 下载/编程 检测标/编程 	3.2/23.3为0/03 未設料 3. 非止低压中的) 1.90 V 件自动启动看可 所示款 258 看门海计数 序时操作用户口 注意/帮助	才可下数程序 ※) ※) 正EBONES 重算编程 重复写时 5 秒 ~	

Then in the functional area on the rigon since Sinne and the addition area in the selected target MCU as an simulation chi After pressing, the following screen will appear :

MADE 2 CONTRACTOR	引稿数 ####	程序交件 EIPHIM文件 用口助手 Ball仍算设置 通型/价格/样品 范例程序
ACH INT-CELLE COM	(IBE)	ALL SULTAINED TA CORDER
C (100		Static and Static
1011 000 一语除代码图冲区	口开植基文件	STCD/STC15系列的真范时设置 单片机型号。STCD/STC15系列的真范时设置
000 · 清除mmun资中回	HHERE AND A	利用透出以集片机设置为由直花对
件违约 104股机/服机 程序加速	に接続 10号月・1・	电路 85232 仿真目标579 。
南法國和(大規劃(1000)上級(約2 臺賣用/PEEPAOK大小 下次令島設計,13,2/13,3为0/03 上电變位發用發长延时 整位斜向作1/0日 代许與压質位(學止與压中時) 執压检測电压 1.90 平 上电裂位时由硬件自动启动者(1 香门突定时器分频系数	##/ 1 1月下軟程序 調	「145
下次下就用户程序目接线用户口	PROME .	
128002400	重要受到自己的	

Shenzhen Guoxin Artificial Intelligence Coontestic distributor phone: number

Next you need to click STC UniversalUSB Go to the "power switch" on the seriad port tool to , You can start making power supply

Simulation chip.

If the setting is successful, the following screen will appear :



At this point, the simulation chip was successfully produced.

Next we open a project for simulation :

	シートーを当れる(非すれる)通知 当届者(私人を)の最高をも、	
(唐山田梁	11 日本市本で面	
Prist # 🖬	2 Steak	
1 Part France	<pre>if // dist Langed // dist //</pre>	
2n. 01. 11. 14.	predicted and a second s	¥.
Ballis Taland		1 12

Then make the following project settings :

An additional

 note: when it is &redtadguage project, and there is a macro
 "When added to the project, there is one named STARTUP. ASI

 is "IDATALEN
 definition of the startup file ", while size set to be initialized to the startup file that needs of 0 IDATA
 The same size. So when defined as IDATA 80H, then STARTUP. ASI

 When it is also in the startup file that needs of 0 IDATA
 The same size. So when defined as IDATA 80H, then STARTUP. ASI
 STARTUP. ASI

 to be initialized to the code inside, it will be^{of} IDATA
 Initialized to; similarly, if it is defined as IDATA 0FFH, It will IDATA0
 IDATA



But because of theoremicrocontrollers is written 17 Number and related test parameters, if the user needs to use this part in the program 1D Data, then be sure not to IDATALEN Defined as 256°

project in the "Or Select Menu" dialog box :

Press the shortcut key" In " Configure the 'Target1'"

Option for Target 'Target1'In " step

one,, Go to the project's settings page and select Bester

1"., Select the hardware simulation on the right"

step one3, Select "In the simulation driver drop-down" $^{\rm SEC Wentor-S1 \, Driver}$,

list" ₄Step 1. Click [®]ttings "Button, enter the setting screen of the serial port; step 3. Set the

First port number and baud rate of the serial port, and select the serial port number and serial port corresponding to the serial port to

General choice of baud rate 57600° Or 115200

Make sure to complete the simulation settings.

The detailed steps are shown in the figure below :

- 961 -

2H	Series of techni	ical marQifáilsial websitev.STCAL.com	Car gauge _{MCU} Des	ign company	.Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant ₁₃₉₂₂₈₀₅
Deri	ations for	Target 'Target 1' t Output Listing V	ser C51	A51 BL51	Locate BL51 Misc	l Debug Vtilities
C	Upe Smula	tor	Settings	F Use: ST	C Monitor-51 Driver	- Settings
Г	Limit Speed	to Real-Time		2	3	4
₽ Int	Load Apple alization File	cation at Startup	arget Setup		× at Startup	🔽 Run to main()
	Restore Debu Breakpo Watch Memory	ug Session Settings bints IP Toolbo Windows & Performance Display	COM Port Baudrate 11 C Set U7/U8 U ATTN : This opb using U7/U8 as Otherwise mayb	5200 - SB-UART on is valid only f ICE testing boar e connect fail.] sision Settings] I√ Tool rws or ay rd.	box
CP	U DLL:	Parameter:		a sala sala sala sala s	rameter:	
S	1051 DLL		ок 6	Cancel		
Dia	log DLL	Parameter:		Dialog DLL:	Parameter:	
Di	ST.DLL	+DP8051	1	TPS1.DLL	-p51	
100		1				
		OK	Ca	ngel	Defaults	Help

After completing all the above work, you can Press "in the soft State simulation debugging.

If the hardware connection is correct, it will enter a debugging interface similar to the following, and display the current simulation driver vers number and the current simulation monitoring code firmware version number in the command output window, as shown in the figure below. : E Information survey - phases - B X

auton + D / I mande - I stattig att		Tingersonny.			
Name Table Note and Articly set (all her); Note Note Note and Articly set (all her); Note Note Note Note Note Note Note Note Note Note Note Note Note Note Note Note Note Note Note Note Note Note Note </th <th></th> <th>1241 - 35 1271 1271 1290 1290 1291 - 80 1291 - 80 1292 - 80 1293 - 80 1295 - 80</th> <th>912401199 1.000 RETITI11 RATE 218226120 0.000 RETITI11 2.000 218226120 0.000 RETITI11 2.000 218226120 0.000 RETITI11 2.000 RETITI12 2.000 RETITI12 2.000 RETITI12 2.0000</th> <th>20000000000000000000000000000000000000</th> <th> 第2月口 第2月口 第2月口 第3月口 第3月口 第3月口 第3月口 </th>		1241 - 35 1271 1271 1290 1290 1291 - 80 1291 - 80 1292 - 80 1293 - 80 1295 - 80	912401199 1.000 RETITI11 RATE 218226120 0.000 RETITI11 2.000 218226120 0.000 RETITI11 2.000 218226120 0.000 RETITI11 2.000 RETITI12 2.000 RETITI12 2.000 RETITI12 2.0000	20000000000000000000000000000000000000	 第2月口 第2月口 第2月口 第3月口 第3月口 第3月口 第3月口
Second Second	TO GETHERIN	L MARK			10
CINE PECELIE = T1.10 LINNER VECHLES I VI.2 HE "FILLDERCLUEDELER"	tiana P Mari		Lecation/Adua CitedR08	1 ₅ cm	1

During the simulation debugging process, multiple operations such as reset, full-speed operation, single-step operation, and setting breakpo

STC12H	C12H Series of technical marQifaisial website.STCALcom Car gauge MCUDesig			.Technical support ₁₉₈₆₄	585985 Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
Par tat	Very Page	plant fan Sing frigten fin 101 finder fri			- n ×
				- Intel a O at little .	•101
Seattle		The second secon		Baarconada	
4 10 10 10 10 10 10 10 10 10 10 10 10 10	Talwa Byth Byth Both Both Both Both Byth Byth Both Byth Byth Byth Byth Byth Byth Byth By	<pre>10 10 10 10 10 10 10 10 10 10 10 10 10 1</pre>	本有大大口 本有大大口 在有大大口 在有大大口 使有大大口 使有大大口 使有大大口 使有大大口 使有大大口 使有大大口 使有大大口 一 一 一	Constraint Field BCV 1221 Field BCV 12221 State BCV 12224 State BCV </td <td>PHILINES, A PARTY A PA</td>	PHILINES, A PARTY A PA
and the party	III de gedare	· interesting			
Country			# D Officia		* 5
Doires o Pizzonie Loss *D/	ASSATUR 1. (71.10 13.2 ectal/Japan*	ilanu + Mark	Lootov/Adva C.0x0003	los .
an Ant	OF Treadla	atie konefficie kreekili kreekire kreeker	Branklernen gittet ties	- term (Strenger)	and a state of the

As shown in the figure above, you canSet multiple breakpoints in the program, the maximum allowed before the number of breakpoints is set (in theory, any one can be set, but setting too many breakpoints will affect the speed of debugging)

F.5 Application circuit diagram





F. 5.2 STC

Universal USB

Refer to the circuit diagram for the application of the serial port tool

Technical support₁₉₈₆₄₅₈₅₉₈₅



- 964 -

${}_{G} \text{Appendix}_{U8W}$

Downloading tool _{RS485} Partial circuit diagram



Label	Model	package	Remarks
U10	SP3485EN	SOP8	RS485 chip
R66	10K	0603	Resistance
R107	3.3К	0603	Resistance
R108	3.3К	0603	Resistance
R109	3.3K	0603	Resistance
R112	33R	0603	Resistance
R113	33R	0603	Resistance
R114	100K	0603	resistance
T10	SS8550	S01-23	PNP transistor
D3	1N5819	0602	TVS diade
D8	P6SMB6.8CA		TVS diode
D9	P6SMB6.8CA		communication interface
CN2		214AA SIP4	

- 965 -

Selection consultant

Automatically start after receiving the user command w $_{move ISP}$ (Download without power)

"User-defined download" and "user-defined encrypted download" are two completely different functions. Compared with the function of user-defined encrypted download, the function of user-defined download is simpler.

The specific functions are: the computer or offline download board startente dewidtbading the programming handshake command, send A string of commands (regarding this string of serial port commands, users can set the baud rate, parity bit

, and stop bit according to and risinal differentiations in the application) to download the programming handshake command. ISP

The function of "user-defined download" is mainly in the early development stage of the project to achieve uninterruptible power-up (w re-powering the target chip) to download the user code. The specific implementation method is: the user needs to add a piece of code to detected custom command in his own program, and when it is detected nexacute a sentence "language MOV IAP_CONTR.#60H IAP_CONTR = 0x60;" of c code, MCU It will automatically reset to the area to execute the code.

115200

ISP

As shown in the figure below, set the custom command to a sequence of commands with a baud rate of, no parity bit, and one stop bit : 0x12 0xAB* 0xCD* 0x56' 0xEF* 0x12 . When the option "Send a custom command before each download" is checked, it can be achieved wt44* Custom download function

进将军	1 15200			
核验证	无脑位	1991 - C		
停止拉	1位	14		
目定以合今 (1231編式)	120499 ab	seinfi2		
	12 34 56 AB CI IF 12			
OFFE	(教生发)	EBRIG		
口論目標文	中主化时间	自动基数并发送自定义下数率。		
1	3-15.5	TEUTERS		

Click "Send Custom Download command" or click "Download" in the lower left corner of the interface, With the "Program" button, the application will send the serial port data as shown below

- 966 -

E ab		THE REAL PROPERTY AND ADDRESS OF THE REAL PROPERTY
Tapet top	Data (fax)	A A STAR PROPERTY AND A STREET ALL ME
112 ALE	Fort sphered - sto-Lap-1Sustainer Deast ware: 118200 1. Townshing, J. Freiter Box Toisfliter Longth: DOGL Date: 15 Longth: DOGL Date: 18 Length: DOGL Date: 18 Length: DOGL Date: 18 Length: DOGL Date: 18 Length: DOGL Date: 19 Length: DOGL Date: 19 Length: DOGL Date: 19	BEO.NEFS (NetSe) FORTE
STING IN GOL TIS JAINS JAINS JTOT LISS JAINS JTOT TISS SALESS JAINS TISS SALESS JTOT TISS SALESS TISS SALESS TISS SALES TISS TISS TISS TISS TISS TISS TISS TISS	Length: 0001, Data: 12 L. Brief Meter J. Factor Data, DamaDiner J Congit: 0001, Data: TT Length: 0001, Data: TT	RHT (1210) RHT 78 RITE 78 HI IN 35 AF (2) IF 12 HI IN 35 AF (2) IF 12 RHT CHIER SHEEK SHEEK SHEEK STEE HI IN 35 AF (2) IF 12 RHT CHIER SHEEK SHEEK SHEEK STEE HI IN 35 AF (2) IF 12 RHT CHIER SHEEK SHEEK SHEEK STEE HI IN 35 AF (2) IF 12 RHT CHIER SHEEK SHEEK SHEEK STEE HI IN 35 AF (2) IF 12 RHT CHIER SHEEK SHEEK STEE HI IN 35 AF (2) IF 12 RHT CHIER SHEEK SHEEK STEE HI IN 35 AF (2) IF 12 RHT CHIER SHEEK SHEEK SHEEK STEE HI IN 35 AF (2) IF 12 RHT CHIER SHEEK SHE SHE SHEK SHEK

SCAC

- 967 -

Series list

I^{Appendix} Use STC of IAP Series of microcontrollers to develop their ov ISP the program

 With
 IAP (In-Application-Programming
) The continuous development of technology in the field of microcontrollers has upgrade

 It has brought great convenience:
 ISP (In-System-Programming)
 The program is to use
 IAP
 Function to the user's program

 For online upgrades, but for the sake of the security of user code, neither the underlying code nor the upper application are open source. For

 Out of a series of microcontrollers, that is, the entire space, users can rewrite it in their own programs, which makes it useful. IAP MCU Flash

 The idea that users need to develop their own programs is realized.

ISP

All models in the series of microcontrollers that can be customized by the user at the time of download are sThis article is based on Film machine. Currently of The series has the following models of microcomputers for STC12HIK33 STC12HIK28 Take an example and explain in detail the **Sisgle fchip** microcomputer development these stores for the program is given based on Keil Compilation of the environment and

Step 1: Internal FLASH planning

 Because I want
 Model MCU series stc12H IAP
 The user set it up by himself when downloading, so if the user needs t

 to realize
 ISP
 , Then download the user's When programming, you need to set all of them to the way shown in the figure below. 28K

 my own EEPBdet the user program space? When space are completely coincident, so that users can modify and modify their own programping.

UK 102-19 (177) (1830) · · · · · · · · · · · · · · · · · · ·	古斯学校家 物理	CAR BOAR	mitea	12	あなり自然	44.2.	Sints	1.42
M01 - (M02 CR428 / FTM • M04 CR428 / FTM M02 CR428 / FTM • M04 CR428 / FTM M02 CR428 / FTM • M04 CR428 / FTM M02 CR428 / FTM • M04 CR428 / FTM M04 CR428 / FTM • M04 CR428 / FTM M04 CR428 / FTM • M04 CR428 / FTM M04 CR428 / FTM	LFREF. NK- C 1999 C	- 16924 401 - 104 4134 - 9		ant. M) 208 2000	(1) - 後常 **77年	
BISS WHERE BERESSAN LINE !!!	24	王教在田田	经已改成	184	and the second	210	19258	-
	EXISTENCE EXISTENCE EXISTENCE	1.945	- 11 11	9394 9004	AE IM	96. 16	1	1
Saucenter 1 1	STRUCTURE CONTA	199.5	111	224	100	-	1	
Fight States and the state of the states of	ENGREGATION	1718	0.0	204	44	-	1	
BENROLAL BILL	STANIC Study	1 - 1	.04	204	in	-	1	
	No.	199	i.	177	19	4	÷.,	Ľ,
Conservation Conservation								Ì
Y NO SHI U U U U								
GETHERPHEREN A. S. A.S.		ranna ibr		1 in			-	-

The following assumes that the^{28K} The program space has been all set to Now the entire ^{28K} The program space is made as following user has divided the entire :

- 968 -



In space, from the address Beginning of the continuators space is the user program area. When specific download conditions When the user is required to jump to the use program area, at this time, the user program area can be erased and rewritten to achieve the purp The purpose of the sequence.

The second step, the basic framework of the program



The third step, the firmware program description of the next machine

The firmware program of the next machine consists ddddd parts $A_{AP}^{-}(User code)$ Code (assembly code)_{ISP}

The test operating frequency is

UARTBAUD	EQU	0FFE8H	Define the baud rate of the seriaາທ
			port, additional function control register
AUXR	DATA	08EH	;
WDT_CONTR DATA		0C1H	,Watchdog control register
IAP_DATA DATA		0C2H	;IAP Data register High
IAP_ADDRH DATA		0C3H	;IAP address register Low
IAP_ADDRL DATA		0C4H	;IAP Address Register
IAP_CMD DATA		0C5H	^{;LAP} Command register Command
IAP_TRIG DATA		0C6H	; <i>IAP</i> trigger register
IAP_CONTR DATA		0C7H	;IAP Control register weiting
IAP_TPS DATA		0F5H	^{IAP}
			time Control register
ISPCODE	EOU	06C00H	:ISP page. It is also the address of the external interface
APENTRY	EQU	06E00H	Module entry address
			Application ontry address data page
	ORG	0000H	Application entry address data $(1)^{resc}$
	LIMP	ISP ENTRY	System reset entry
			; cyclem redet entry
RESET:			
		2001/100W	Sat the serie biothmodule parity hit
	MOV	SCON,#30H	
	MOV	TMOD #00H	Timer
	MOV		Warthing in mode Bit reloading
	MOV	TH1,#HIGH UARTBAUD	Set overload Value in mode)
	MOV	TL1,#LOW UARTBAUD	Start the timer
	SETB	1RI	, T
NEXT1:			
	MOV	R0,#16	
NEXT2:			
	JNB	RI,S	Waiting for serial port data
	CLR	RI	
	MOV	A,SBUF	
	CJNE	A,#7FH,NEXT1	_{7F} .Determine whether it is
	DJNZ	R0,NEXT2	lump to the download interface
	LJMP	ISP_DOWNLOAD	journe to the download interface
	ORG	ISPCODE	
ISP_DOWNLOAD:			
	CLR	A	
	MOV	PSW,A	The module uses the first set
	MOV	IE,A	of registers :::/sp Turn off all interrupts
	CLR	RI	Clear the serial port reception flag
	SETB	TI	Set the serial port to send the flag
	CLR	TRØ	;
	MOV	SP;#5FH	Set the stack pointer
			;
	MOV	A,#5AH	return 5A55 to PC represents ISP The erase module is ready
	LCALL	ISP SENDUART	,,
	MOV	A,#055H	
	LCALL	ISP_SENDUART	
	LCALL	ISP_RECVACK	Receive response data
			, noono reaponae uata
	Wall		· First write at the starting address of the finite writer.
	MOV	IAP_ADDRL,#0	a mar white at the starting address were marked by the starting address were starting and the starting address were starting and the starting address were starting and the starting address were starting a
		1.71 _ADDR11,119211 ISD FR4SF14P	
	MOV	A#02H	
	LCALL	ISP PROGRAMIAP	
		-	Programming user code reset vector code

- 970 -

STC12H	Series of technical marQfáilsi	ial websitev.STCAL.com	Car gauge MCU Design company	Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
				-	
	MOV	A,#HIGH	ISP_ENTRY	,	
	LCALL	ISP_PROGRAMIAP	; Progra	amming user code reset vect	tor code
	MOV	A,#LOW ISP_ENTRY			
	LCALL	ISP_PROGRAMIAP	; Progra	amming user code reset vect	tor code
	MOV	IAP_ADDRL,#0	; User o	code address from the begin	ning o
	MOV	IAP_ADDRH,#0			
	LCALL	ISP_ERASEIAP			
	MOV	A,#02H			
	LCALL	ISP_PROGRAMIAP	Progra	mming user code reset	
	MOV	A,#HIGH	vector	code ISP_ENTRY	
	LCALL	ISP_PROGRAMIAP	; Progra	amming user code reset vect	tor code
	MOV	A,#LOW ISP_ENTRY			
	LCALL	ISP_PROGRAMIAP	; Progra	amming user code reset vect	tor code
	MOV	IAP ADDRI #0	New co	ode buffer address	
	MOV	IAP_ADDRH.#02H	;		
	MOV	R7,#124	erase	62.5K byte	
P_ERASEAP	?:		;,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	22.5R 890	
	LCALL	ISP_ERASEIAP			
	INC	IAP_ADDRH	, Destin	ation address	
	INC	IAP_ADDRH			
	DJNZ	R7,ISP_ERASEAP	Detern	nine whether the erasure is c	omplete
	MOV	IAP ADDRL#LOWAPENTRY			
	MOV	IAP ADDRH,#HIGH APENTRY			
	LCALL	ISP_ERASEIAP			
	ΜΟΥ	A,#5AH	return	5AA5 to PC, represents ISP The	programming module is rea
	LCALL	ISP_SENDUART			
	MOV	A,#0A5H			
	LCALL	ISP_SENDUART			
	LCALL	ISP_RECVACK	Receiv	re response data	
	LCALL	ISP_RECVUART	Receiv	e length high bytes	
	MOV	R0,A			
	LCALL	ISP_RECVUART	, Receiv	e length low bytes	
	MOV	R1,A	The to	tal length of the	
	CLR	С	,1110-101	-3	
	MOV	A,#03H			
	SUBB	A,R1			
	MOV	DPL,A			
	CLR	A			
	SUBB	A,R0			
	ΜΟΥ	DPH,A	,Total le	ength complement length	
	LCALL	ISP_RECVUART	Map the	e user code to reset the	
	LCALL	ISP_PROGRAMIAP	entry c	ode to the mapping area ;0000	
	LCALL	ISP_RECVUART			
	LCALL	ISP_PROGRAMIAP	;0001		
	LCALL	ISP_RECVUART			
	LCALL	ISP_PROGRAMIAP	;0002		
	MOV	IAP_ADDRL,#03H	User c	ode starting address	
	MOV	IAP_ADDRH,#00H	,		
P_PROGRAM	MNEXT:		B		
	LCALL	ISP_RECVUART	,Receiv	re code data	
	LCALL	ISP_PROGRAMIAP	_, Progra	im to the user code area	
	INC	DPTR			

- 971 -

STC12H	Series of technical marQufailsia	I websitev.STCAL.com	$Car gauge_{MCU}$ Design company	:Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
75					
	MOV	A,DPL			
	ORL	A,DPH			
	JNZ	ISP_PROGRAMNEXT	, Length	detection	
ISP SOFT	RESET.				
131_30111	MOV	IAP CONTR #20H	Softwa	re reset svstem	
	SIMP	\$;••••••••		
	55777				
ISP_ENTR	Y:				
	MOV	WDT_CONTR,#17H	_, Clear w	ratchdog	
	MOV	IAP_CONTR,#80H	,Enable	functionIAP	
	MOV	IAP_TPS,#11	_, Set up	Vaiting time parameters	
	MOV	IAP_ADDRL,#LOW ISP_DOWN	LOAD		
	MOV	IAP ADDRH.#HIGH ISP DOW	NLOAD		
	MOV	Test data	a	1	
	MOV	Read com	mand		
	MOV	IAP_CMD,#1;	inana	commond	
	MOV	IAP_TRIG,#5AH; ^{trigger} ISP		command	
	MOV	IAP_TRIG,#0A5H			
	MOV	A,IAP_DATA			
	CJNE	A,#0E4H,ISP_ENTRY	; If the c	ata cannot be read out, you	need to wait for the voltage to stabiliz
	INC	IAP_ADDRL	Test ad	dres _{\$C01H}	
	MOV	IAP_DATA,#45H	; Test da		
	MOV	IAP CMD,#1	, lost da		
	MOV	- IAP_TRIG#5AH	, Head C	Smmand	
	MOV	IAP_TRIG #045H	,trigger _{ISI}	Command	
	MOV				
	CJNE	A,IAF_DAIA			
		A,#0F5H,ISP_EN1KY	; If the c	ata cannot be read out, you	need to wait for the voltage to stabiliz
	MOV	SCON #50H	Set the	serialBlootatmoddeNo parity bi	it
	MOV	SCON,#SOH	The time		••)
	MOV	AUAR,#40H	, me un		
	MOV	1MOD,#00H		_{1;} I imer	loading
	MOV	TH1,#HIGH UARTBAUD	Set ove	rload value in mode	$\theta_{0(16)}$
	MOV	TL1,#LOW UARTBAUD	Start th	e timer	
	SETB	TR1	jotarra	1	
	SETB	TRØ			
	LCALL	ISP_RECVUART	; Detect	whether there is serial data	
	JC	GOTOAP			
	MOV	<i>R0,</i> #16			
ISP_CHEC	KNEXT:				
	LCALL	ISP_RECVUART	Receiv	e synchronization	
	JC	GOTOAP	data D	tormino whother it is	
	CJNE	A,#7FH,GOTOAP	uata	The whether it is 7F	
	DJNZ	R0,ISP_CHECKNEXT	return		
	MOV	A,#5AH	;****** 540	PC, represents ISP The	module is ready
	LCALL	ISP_SENDUART			
	MOV	A,#69H			
	LCALL	ISP_SENDUART			
	LCALL	ISP_RECVACK	Dessiv	a reconcision data	
	LJMP	ISP_DOWNLOAD	,Receiv	e the download interface	
GOTOAP:			_j oump t	J the download interface	
	CLR	A	.will SFR	Revert to reset value	
	ULA MOV	TCON	,		
	MUV	TUON,A			
	ΜΟΥ	TMOD,A			
	MOV	TL0,A			
	MOV	<i>ТН0,А</i>			
	MOV	TL1,A			
	MOV	TH1,A			

	MOV	SCON,A	
	MOV	AUXR,A	
	LJMP	APENTRY	Normal operation of user programs
			,
ISP_RECVACK:			
		ICD DECVILADT	
	ICALL		
	JC VDI	4 #7EU	
	17	ISD DECVACK	Skin synchronizing data
	CINE	A #25H GOTOAP	Besponse data detection
		ISP RECVILART	, nesponse data detection
	JC	GOTOAP	
	CJNE	A.#69H.GOTOAP	Decrease data datactica
	RET		, Response data detection
ISP_RECVUART:			
	CLR	A	
	MOV	TL0,A	Initialize the timeout timer
	MOV	TH0,A	
	CLR	TFO	
	MUV	WDT_CONTR,#17H	,Clear watchdog
ISP_RECVWAIT:			Timeout detection
	JBC	TF0,ISP_RECVTIMEOUT	Wait for the reception to
	JNB	RI,ISP_RECVWAIT	complete Read serial port
	MOV	A ₂ SBUF	
	CLR	RI	data Clear flag
	CLR	С	Receive serial data correctly
	RET		
ISP_RECVTIMEOUT:			
	SETB	C	Timeout exit
	RET		
ISP_SENDUART:			
	MOV	WDT_CONTR.#17H	Clear watchdog
	JNB	TI,ISP SENDUART	Wait for the previous data to be sent to complete
	CLR	TI	Clear flag
	MOV	SBUF,A	Send current data
	RET		; on on on and
ISP ERASEIAD.			
			Clear watchdog
	MOV	WDI_CONTR,#17H	France commend
	MOV	IAF_UMD,#3	
	MOV	IAL_IRIG,#0A5H	,trigger _{ISP}
	MOV		
	NOP		
	NOP		
	NOP		
	NUP		
	RET		
ISP_PROGRAMIAP:			
	MOV	WDT_CONTR,#17H	Clear watchdog
	MOV	IAP_CMD,#2	Programming
	ΜΟν	IAP_DATA,A	command Send curreData register
	ΜΟΥ	IAP_TRIG,#5AH	data trigger rsp
	MOV	IAP_TRIG,#0A5H	; 55 151

NOP NOP NOP

Go to the pure technology exchange forum

- 973 -

STC12H	Series of technical marQf áis ial	websitev.STCAL.com	Car gauge _{MCU} Design company	.Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
7					
	NOP				
	MOV	A,IAP_ADDRL	;IAP	address ₊₁	
	ADD	A,#01H			
	MOV	IAP_ADDRL,A			
	MOV	A,IAP_ADDRH			
	ADDC	A,#00H			
	MOV	IAP_ADDRH,A			
	RET				
	ORG	APENTRY			
	LJMP	RESET			
	END				
-					

The code includes the following external interface modules : $\ensuremath{\,\rm ISP}$

ISP_DOWNLOAD	: Program download entry address, abs <mark>olut</mark> e address: Power-on
ISP_ENTRY	system self-check program (automatically called by the system)

For user programs, users only need to update the code to the PC The value jumps to M (ie. 6C00H of absolute address when the download conditions are met).

User code ($_{\rm C}$ Language code)

// The	test opera	ting freequency is		6	1		
#include "	'reg51. h"						
#define	FOSC		11059200L		✓ System clock	k frequer	зсу
#define	BAUD	•	(65536 - FOSC/4/115200)		// Define the ba	aud rate o	of the serial port
#define	ISPPR	COGRAM	0x6c00		ITSP Downloa	ad progra	am entry address
sfr	AUXR	=	0x8e;			enerator o	control register
sfr	P1M0	=	0x92;				
sfr	P1M1	=	0x91;			<i>.</i>	
void (*Isp.	Program)() = ISPI	PROGRAM;			// Define pointe	er functio	on
char cnt7f	ç				//Isp_Check	/ariables	used internally
void uart()) interrupt 4				// Serial port in	nterrupt s	ervice program
($\mathcal{L}(T)$ $TI = 0$.				// Send comple	ation inte	irrint
	ij (11) 11 – 0; ic (D1)						ntopu
	(KI) {				Receive com	ipietion i	interrupt
	if (SBU	UF == 0x7f					
	- E						
		cnt7f++;					
		if (cnt7f>=16)					
		- t					
		IspProgram();			//		Important statement $_{****)}$ Call the download module $_{\prime ***}$
		1					
	1						
	else						
	1						
		cnt7f = 0;					

Define serial port modefolariable no parity bit

∬Enable serial port interrupt ∬Turn on the global interrupt switch

User code (assembly code)

P1++;

{

SCON = 0x50; AUXR = 0x40; TH1 = BAUD >> 8; TL1 = BAUD; TR1 = 1; ES = 1;

EA = 1;

P1M0 = 0; *P1M1* = 0; while (1) {

3

-The test-operation	na freauency is -		
≫ 7	11.0592MHz	4	
			Define the based astrony fither a whole a set
UARTBAUD	EQU	0FFE8H	, Define the baud rate of the senavport
ISPPROGRAM EQU		06C00H	JSP Download program entry address
AUXR	DATA	08EH	Accessory function control register
			,
ONTTE	DATA	6011	
CMIT	DAIA	0011	, interview of the counter
	ORG	0000H	
	LJMP	START	System reset entry
	ORG	0023H	
	LJMP	UART ISR	Serial port interrupt entry
		-	;
UART_ISR:			
	PUSH	ACC	
	PUSH	PSW	
	JNB	<i>TI,CHECKRI</i>	Detect transmission
	CLR	77	interruption Clear flag
CHECKRI:			Potest recention
	JNB	RI, UARTISK_EATT	interrupt _, Clear flag
	CLK	KI	
	MOV	A,SBUF	
	CJNE	A,#7FH,ISNOT7F	
	INC	CNT7F	
	MOV	A,CNT7F	
	CJNE	A,#16,UARTISR_EXIT	
	LJMP	ISPPROGRAM	Call the download module ant statement
ISNOT7F:			, (-)
	MOV	CNT7E#0	
LADTICD EVIT			
UAKTISK_EXII:			
	РОР	PSW	

Shenzhen Guoxin Artificial Intelligence Coontestic distributor phone numbers

STC12H	Series of technical marOfáils	ial websitev.STCAL.com	Car gauge Design company	Technical support	Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
	РОР	ACC			
	RETI				
STADT.					
SIAKI:			clear but		
	MOV	R0,#7FH	, cieai _{RAM}		
	CLR	A			
	MOV	@ <i>R0,A</i>			
	DJNZ	R0,\$-1			
	MOV	<i>SP</i> ,#7 <i>FH</i>	,initialize	SP	
				Dia consistente contata es	at an arity left. On taken a social as and as a d
	MOV	SCON,#50H		Bit variable withou	It parity bit $_{j}$, Set the serial port mode
	MOV	AUXR,#15H	Wo	ork ivhode s tart _{BRT 1T}	
	MOV	<i>TMOD,#00H</i>	;;BRT Timer	¹ Working in mode	Bit reloading
	MOV	TH1,#HIGH UARTBAUD	Set over	load value	
	MOV	TL1,#LOW UARTBAUD	Start the	timer ,	
	SETB	TR1	; Enable e		
	SETB	ES	, Ellable s	enai port interrupt	
	SETB	EA	,Interrupt	the main switch	
MAIN:					
	INC	<i>P0</i>			
	SJMP	MAIN			

Schoo

END

Technical support₁₉₈₆₄₅₈₅₉₈₅

User code can be used^c Or written in assembly language, but you need to pay attention to one (Him) ab Besetseting ly code: it is locate

The instruction at the address must be a long jump statement (when the download condition is similar, the value is jumped to PC

). In the user code, you need to set up the serial port and satisfy $% \left({{{\mathbf{x}}_{i}}} \right)$

when the download condition is similar, the value is jumped to PC Absolute address) order to achieve code updates. For assembly general ISPPROGRAM Code, we can use "LIMP 06C00H "The command is called, as shown in the figure below

U.	ARTBAUD	EQU	OFFESH	;定义串口波特率 (65536-11059200/4/115200)
I	SPPROGRZ	M EQU	06C00H	;ISP下载程序入口地址
A	UXR	DATA	A OSEH	;附件功能控制寄存器
				ENTER CENTRAL CONFERENCES AND
18		CLR	TI	;清除标志
19 20 21 22 23 24 25	CHECKRI	JNB CLR MOV CJNE INC MOV	RI, UARTISR_EXIT RI A, SBUF A, #7FH, ISNOT7F CNT7F A, CNT7F	;检测接收中断 ;清除标志
27		LJMP	ISPPROGRAM	;调用下载模块(****重要语句****)
28 29 30 31 32 33	UARTISR	MOV EXIT: POP POP RETI	CNT7F,#0 PSW ACC	
35	START			

in c In the code, you must define a function pointer variable and assign this variable Aod then call again, as shown in the figure below

idefine FOSC 1	1069200L	7/系统时钟频率 //主义表白信转音
tdefine ISPPROGRAM 8	x6e00	//ISP下教程序入口地让
sfr AUXE = OxBe; sfr PiNO = OxB2; sfr PiN1 = OxB1;		// 法特率发生器控制寄存器
<pre>void (*ImpProgram)() = I5. char ent7f;</pre>	FPROGRAMy	ハ定义指計函数 ハTAP_Charles内部使用的安置
void uart() interrupt 8		//車口中新服务程序
<pre>if (II) TI = 0; if (BI) i if (SBUE == 0x7f)</pre>		//发送完成中断 //按纹完成中断
cnt7f++; 11 (cnt7f >-	16)	
ImpGrogram	= 13 a	//语用下敬模块(+***重要语句+***)
] alsa (cnt7f = 0;		
AI = 0;	11	请接续完成标志

- 977 -

mpany Technic

Step 4. Description of the application program of the host computer

The program of the host computenessing book item, the access to the serial port is directly called API Function, but not There are many problems with the use of serial port controls, which eliminates the registration of controls and the incompatible system version The interface is relatively simple, it just provides a framework for the realization of this function, and other functions and requirements can be

The core module of the host computer program is **Africandric tests** on of "_{UINT Download(LPVOID pParam};", This function is responsible for communicating with the next machine and sending various communication commands to complete the update of the user program. Users can add commands according to their different needs.

Step 5. How to use the host computer application

🏂 宏晶 IAP 系列单片机实现 ISP 功能演示	
串口号 20001 ▼ 波特率 115200 ▼	
信息显示窗口	打开文件
	下载数据
	停止下载
	关闭程序

Open the upper computer interface, as shown in the figure below

Select the serial port number, set the same serial port baud rate as the next machine , and open the source data file to be downloaded. ,

Bin Or the format can be Intel

hex Click the "Download Data" button to start downloading data

Step 6. How to use the firmware program of the next machine

There are two " download tools^{AD} for^{ex"and"} AP. hex", For a new single-chip microcomputer, you must use it for the first time the target/file=do/the beind, mashine, it here' Download w. If you update it later, you no longer "This article tool" in the dimension of the singlet for a user program. When the download conditions are met, PC The value jumps to FA00H the user only needs to send the address to achieve the code update.



Selection consultant 13922805190

The user program is reset to the system area for proces Method(Non-stop power)

When the project is in the development stage, it is necessary to repeatedly download the user code to the **Tergestopie chip:orderozofiqa** For normal downloads, the target chip needs to be re-powered up, which will make the project more cumbersome during[®] the development ph The single-chip microcomputer has added a special function register, when the user writes to **theset_theset_theseftware** to the system System area, and then realize that it can be downloaded without power-up. ISP

However, there are two questions about how **cover soal? determine explicitly** $e^{\rho_{\text{NTR}}}$ **write** $_{0x60}$ Trigger a soft reset? That's it they are in progress. The following are four judgment methods. :

Use the P3.0 port to detect the serial port start signal

Serial port of single chipsed creaters of the MICROCONTROLLERs to ports, when P3.1 When the download software starts downloading, a hands The command is sent to the port of the MICROCONTROLLERs to prevent to detect the start of the serial Start the signal to judge the download. ISP

с Ца	anguage code					
The	test operating frequenc 11.0592MHz	y is		 0	1	
#include	"reg51. h"					
#include	"intrins. h"					
sfr	IAP_CONTR	=	0xc7;			
sfr P3M0	,	-	0xb2; 0xb1;			
sfr P3M1						
sbit P30		=	P3^0;			
void main	u()					
£						
	P3M0 = 0x00;					
	P3M1 = 0x00;					
	<i>P30</i> = 1;					
	while (1)					
	i if (! P30) IAP_CONTR = 0x6	<i>;0;</i>				The low level is the starting signal of the serial port The software is reset to the system area
						"User code
)					
1						

Shenzhen Guoxin Artificial Intelligence Co., Ltd.

- 980 -

Use the falling edge interrupt of the P3.0/INT4 port to detect the serial port start signal

Method **of fidhmethod** Similar, the difference lies in **Use**ing the query method, method Use interrupt mode. because single machine $P_{3.0}$ The mouth is INT4 interrupt port of the method.

${ m c}$ Language code	
// The test operating frequen /// 11.0592MHz	y to
#include "reg51. h"	
#include "intrins. h"	
sfr IAP_CONTR sfr INTCLKO sfr P3M0 sfr P3M1	 a 0xc7; bx8j; axb2; bxb1;
void Int4Isr() interrupt 16	//INT4 Interrupt service procedure
$LAP_CONTR = 0x60;$	"Serial port start signal/triggeinterrupt
	The software is reset to the system area
oid main() { P3M0 = 0x00; P3M1 = 0x00;	
$INTCLKO \models 0x40$:	Enable with interrupt
EA = 1;	
while (1)	
(
	"User code
)	

Use the serial port of the P3.0/RxD port to receive and detect the 7F sent by the ISP download software

Method And Are very simple, but easily disturbed, if B P3.0 If there is any interference signal at the port, it will trigger the softwork bit, so method t is to verify the serial port data.

stc is^C When downloading, the lowest baud rate will be used first (usually by downloading software). IsP Stop sending ^{ofA} Stop sending ^{ofA} addition 7F, For example, continuously detected addition 7F, For example, continuously detected matcates that it can be determined and the bigger time southand the bigger time

c Language code

The test operating frequency is 11.0592MHz

#include "reg51. h"

3

#include "intrins. h"

- 981 -
Technical support

#define	FOSC	1105920	WUL .	
#define	BR2400	(65536 -	- FOSC / 4 / 2400)	
sfr	IAP_CONTR	=	0xc7;	
sfr	AUXR	=	0x8e;	
sfr	<i>P3M0</i>	=	0xb2;	
sfr	P3M1	=	0xb1;	
char cnt7f;				
void UartIsr() inter	rupt 4			Serial port interrupt service program
- C				
if (TI)				
í.	TI = 0;			
}				
if (RI)				
ĩ				
	RI = 0;			
	if ((SBUF == 0x7f) && (RB8 =	== 1))		The even parity bit of the handshake
				^{//7F} command sent by the download software is <i>i</i>
	-{			
	if (++cnt7f == 8)			When a continuous detectition
	IAP_CO.	NTR = 0x6	50;	is made Reset to the system area
	}			
	else			
	1			
	cnt7f = 0;			
	1			
3				
1				
void main()				
(
£				
<i>P3M0</i> =	<i>0x00;</i>			
<i>P3M1</i> =	<i>0x00;</i>			
SCON =	0xd0;			
TMOD =	= <i>0x00;</i>			Set the serial poblitodata bit
AUXR =	= 0x40;			
				Cattles have rate of the second starts and the
<i>TH1</i> = <i>E</i>	3R2400 >> 8;			jet the baud rate of the serial port to
TL1 = B				
IKI = I, $ES = 1.$,			
EA = 1;				
,				
cnt7f = 0	<i>);</i>			
while (1))			
1				Here and
				User code
}				
1				

Shenzhen Guoxin Artificial Intelligence Co., Ltd.

Use P3.0/RxD serial port to receive and detect user download commands sent by ISP download software

If you need to use a serial port to ³ The Chinese method may not be applicable, you[®] can use it at this time common instand the interface dar, divided by the software and customize a set of dedicated user download commands (you can specify the baud Function[®] download the software¹ in programs downloading, the user download command will be sent using the baud rate, parity bit, and stop to Then send a handshake command. Users only need to monitor the serial port command sequence in their own code. When the correct user download command is detected, the software is reset to the system area to achieve non-stop power-up.

The following assumes that the user download comma**Tildeiseristringr**t' is set to baud, the checksum ¹ Bit stop bit. _{ISP} The settings in the downloaded software are as follows :

中口号 画協論口 CON1 ・ 4 組織 最高級特容 200 ・ 最高級特容 200 ・ 電話 200 ・	单方机型考	STERINGHISAU	* Sikika kuto *	程序文件 SE2100文件 串口助手 Ise16頁设置 送型/价格/样品 送到程序
 最高速特案 1300 · 最高速特案 113200 · 超高速市の報道中区 打开程序文件 15000 · 資源後代與後中区 打开程序列上来 15000 · 資源後代與後世祖 · 150000 · 資源後代與後世祖 · 1500000 · 資源後代與後世祖 · 1500000 · 資源後代與後世祖 · 1500000 · 資源後代與後世祖 · 15000000 · 15000000 · 15000000 · 15000000000000000000000000000000000000	串口号	通信编口 (DBMS)	• 扫描	
● 1000 近天的代码建中区 和开程序文件 第一步:打开ISP下载软件,进入此页面 第二步:设置带口参数,集与用户程序中的参数一型 第二步:设置带口参数,集与用户程序中的参数一型 第二步:设置带口参数,集与用户程序中的参数一型 第二步:设置带口参数,集与用户程序中的参数一型 第二步:设置带口参数,集与用户程序中的参数一型 第二步:输入用户下载命令,注意必须将字符串转为一进 第二步:输入用户下载命令,注意必须将字符串转为一进 第二步:输入用户下载命令,注意必须将字符串转为一进 第二步:输入用户下载命令,注意必须将字符串转为一进 第二步:输入用户下载命令,注意必须将字符串转为一进 第二步:输入用户下载命令,注意必须将字符串转为一进 第二步:输入用户下载命令,注意必须将字符串转为一进 第二步:输入用户下载命令,注意必须将字符串转为一进 第二步:输入用户下载命令,注意必须将字符串转为一进 第二步:输入用户下载命令,注意必须将字符串转为一进 第二步:输入用户下载命令,注意必须将字符串转为一进 第二步:输入用户下载命令,注意必须将字符串转为一进 第二步:前指电子表示意命令。 注意必须将字符串转为一进 第二步:输入用户下载命令,注意必须将字符串转为一进 第二步:输入用户下载命令,注意必须将字符串转为一进 第二步:输入用户下载命令,注意必须将字符串转为一进 第二步:如此章章 100000时 医体育本的 章章 100000时 医体育本 章章 1000000时 医体育本 章章 10000000000000000000000000000000000	最低較特定	2400 · Bād	特室[115200 -]	
Genome ● 菌油(1)(1)(1)(1)(1)(1)(1)(1)(1)(1)(1)(1)(1)(Edibiti 1=10000 [Z #8KPQ@+2	打开程序文件	第一步:打开ISP下载软件,进入此页面
此其能主要是主题方需要读目标艺术重新上电 如日本 特别的用户理读目的艺术重新上电 如日本 特别的 用户理读目的艺术重新上电 的学校研究的 The Table T	02000 TSED	對當除tarbon還中区 被到用户命令后夏位到18	HARRING A	第二步:设置审口参数,需与用户程序中的参数一致
 ●四腰五 ●四腰右 ●三腰右 ●三 ●三<th>報道会ら 脳行程序 人間に報 合語合代 合語合代 合語合代</th><td>対路論会 無に高化目的す 歴 他可実現成功能 序 (2 重位和159 前また代表 内 143_000TR = 0640 (520 - 検验協夫 - 分 53 54 43 43 53 50 2</td><th>Realist</th><td>第三步(输入用户下载命令,注意必须将字符串转为二进3</td>	報道会ら 脳行程序 人間に報 合語合代 合語合代 合語合代	対路論会 無に高化目的す 歴 他可実現成功能 序 (2 重位和159 前また代表 内 143_000TR = 0640 (520 - 検验協夫 - 分 53 54 43 43 53 50 2	Realist	第三步(输入用户下载命令,注意必须将字符串转为二进3
 図每次下载前條先发送自定义命令 第四步:选择此选项,必须选择此选项,ISP下载放才会在次下载前令 发送用户自定义命令并开始下载 下载/演程 正葉编程 注意/索助 重复运时_1秒,* 了 每次下载的封闭研究者自行文件 重复次数 无限。 	000 27	6		代码长度 0000H 使验和 000000H 区域模式 青空区域 保存教課
下動/論理 「「動/論理 」 「「動/論理 」 」 「動/論理 」 」 「動/論理 」 」 「動/論理 」 」 「動/論理 」 』 」 」 』 』 』 』		载前都先发送自定义命令 这件其化明日动感到异常 其送用户自定义命令并开	在日本文下第1分令 第7章	第四步:选择此选项,必须选择此选项,ISP下载放才会在 次下载前先发送用户命令
絵印men透明 注意/表動 重复派討 <u>1.秒 *</u> 了)) 第 集 本 下 詳細 # 国家教 无限 * C. Wsers 'Lia'Desktoy' U eao'Dero hes	T-11/8		重要编程	·····································
三葉本下群的新型茶林菜白好女() 重要次数 无限 - C.Wsers'Liu'Desktoy'Ueno'Dero hes	检测的时	造项 注意/帮助	重复短过1.80-+	
	· 第二次下载	的机果药体在日行文件	重复次数 无限 -	C: Wsers'Llin'Desktop'deno'Deno hes

The user sample code is as follows :

c $\ \mbox{Language code}$

The lest operating frequency 11.0592MHz #include "reg51. h" clude "intrins.h" #define FOSC 11059200UL (65536 - FOSC/4/115200) #define BR115200 sfr IAP CONTR 0xc7 sfr AUXR 0x8e, 0xb2; sfr P3M0 0xb1; sfr P3M1 char stage

- 983 -

Technical support 19864585985

rtIsr() interrupt 4	
char dat;	
if (TI)	
1	
TI = 0;	
	tlsr() interrupt 4 char dat; if (TI) { TI = 0;

} if (RI)

{ RI = 0;

> break; case 3:

> break; case 4:

> break; case 5:

break; case 6:

break;

void 1

> $P3M\theta = \theta x \theta \theta;$ P3M1 = 0x00; $SCON = \theta x 5 \theta;$

 $TMOD = \theta x \theta \theta;$

if (dat == 'I') stage = 4; else goto L_Check1st;

dat = SBUF;

switcl	h (stage)			
1				
case (0:			
defau	dt:			
L_Ch	eck1st:			
		if (dat == 'S') stage = 1;		
		else stage = 0;		
		break;		
		case 1:		
		if $(dat == 'T')$ stage = 2:		
		ij (uni 1) singe 2,		
		else golo L_CheckIsi;		
		break;		
		case 2:		
		<i>if (dat == 'C') stage = 3;</i>		
		else goto L_Check1st;		

"Serial port interrupt service program

if (dat == 'S') stage = 5; else goto L_Check1st; *if (dat == 'P') stage = 6;* else goto L_Check1st; if (dat == '\$') // When the correct user download command is detected "Reset to the system area $IAP_CONTR = \theta x 6 \theta;$ else goto L_Check1st;

// Set the user serial port mode to bit data bit s

- 984 -



Shenzhen Guoxin Artificial Intelligence Co., Ltd.

1

KAppendix Use of third partie SICU correct C12H Ser

Series of microcontrollers

Proceed ISP Download sample program

^c Language code

∥ attention _. Us	e V	/hen downloading the series of micro	ocontrol ler e	rit must Bétexérence de		
this powerto patre/target chip ^{STC12H,} Otherwise, the target chip will not be downloaded correctly						
#include "reg51. h"						
typedef	bit	BOOL;				
typedef	unsigned char	BYTE;				
typedef	unsigned short	WORD;				
// Macro and	l constant definition					
#define	FALSE	0				
#define	TRUE	1				
#define	LOBYTE(w)	((BYTE)(WORD)(w))				
#define	HIBYTE(w)	((BYTE)((WORD)(w) >> 8))				
#define	MINBAUD	2400L				
#define	MAXBAUD	115200L				
#define	FOSC	11059200L	"Main cont	rol chip operating frequency		
#define	BR(n)	(65536 - FOSC/4/(n))	// Main con	trol chip serial port baud rate calculation formula		
#define	TIMS	(65536 - FOSC/1000)	Main cont	rowshippinial timing value		
		24000001		Corios torget ship exercise frequency		
#define	FUSER BL(m)		//STC12H	Series target chip operating frequency		
<i>#aejine</i>	KL(n)	(65556 - FUSEK/4/(n))	//SICI2H	Series target chip serial port baud rate calculation formula		
sfr	AUXR = 0x8e;					
sfr	P3M1 = 0xB1;					
sfr	P3M0 = 0xB2;					
Variable de	finition					
BOOL flms;		Flag position //1ms				
BOOL UartBusy;		Serial port sends busy	flag			
BOOL UartReceived		// Serial port data recep	tion comple	tion flag		
BYTE UartRecvStep		Serial port data recept	ion control	5		
BYTE TimeOut;		// Serial port communic	ation timeo	ut counter		
RVTE vdata TyRuff	w[256]•	∥ Serial port data trans	niccion buf	for		
BTTE xdata RyRuffe	r[256];	// Serial port data receiv	ing buffer			
char code DEMO[25	61:	Serial port data receiving buller				
	"					
Function de	eclaration _{/void}					
Initial(void); void De	layXms(WORD x);					
BYTE UartSend(BY	FE dat);					
void CommInit(void)	r					
void CommSend(BY	d CommSend(BYTE size);					
BOOL Download(BY	OL Download(BYTE *pdat, long size);					

Technical support

Selection consultant

// Mai	n function entry				
vota main					
ł.					
	P3M0 = 0x00; P3M1 = 0x00;				
	13.11 - 0.000,				
	() (Downood(DEMO, 256)) { {				
	Download successfully				
	bowmodd Successionly _{/p3}				
	= 0xff; DelayXms(500);				
	P3 = 0x00;				
	$Detay \lambda ms(sol);$				
	$P_{2} = 0.5f_{1}^{2};$ $Dolon Vanc(500);$				
	$P_3 = (x_1(t))$				
	DelayXms(500);				
	P3 = 0xff;				
	DelayXms(500);				
	P3 = 0x00;				
	DelayXms(500);				
	$P3 = \theta x f f;$				
	else /				
	bownload failed				
	bowmoad raned _{p3}				
	$= 0xff; DelayXms(500);$ $B_{2} = 0xff;$				
	$F_{J} = u_{J}g_{J}$				
	$P_3 = 0 x f_1^2$				
	DelayXms(500);				
	$P3 = \theta_X f3;$				
	DelayXms(500);				
	$P3 = \theta x f f;$				
	DelayXms(500);				
	P3 = 0xf3;				
	DelayXms(500);				
	$P3 = \theta x f f;$				
	,				
	while (1);				
1					
//1ms	Timer interrupt service program				
void tm0(void) interrupt 1				
{					
	static BYTE Counter100;				
	fims = TRUE; is (Counter 1000)				
	y (connerror 9) {				
Counter1	Counter100 = 100;				
if (TimeO	Dut) TimeOut-;				

- 987 -

Selection consultant

// Seria	al por	t interrupt service program
void uart(ve	oid) interi	upt 4
ł –		
	static WO	RD RecvSum:
	static BY	LE Recvindex;
	static BY	TE RecvCount;
	BYTE da	<i>y</i>
	if (TI)	
	1	
	ĩ	
		TI = 0;
		UartBusy = FALSE;
)	
	if (RI)	
	1	
		RI=0;
		uuu = SBUr;
		switch (UartRecvStep)
		ℓ
		case 1:
		if (dat ! = 0xb9) goto L_CheckFirst;
		UartRecvStep++;
		break;
		case 2:
		broak:
		ureak;
		if (dat ! = 0x00) goto L_CheckFirst;
		UartRecvStep++;
		break;
		case 4:
		RecvSum = 0x68 + dat;
		RecvCount = dat - 6;
		RecvIndex = 0;
		UartRecvStep++;
		break;
		case 5:
		RecvSum += dat;
		KxBuffer/Revindex++j = aat; if (D under target = D and C under target
		If (Recvinaex == Recv.ouni) UariRecvStep++;
		ense 6.
		if (dat ! = HIBYTE(RecvSum)) goto L_CheckFirst;
		UartRecvStep++;
		break;
		case 7:
		if (dat ! = LOBYTE(RecvSum)) eoto L CheckFirst:
		UartRecvSten++:
		break;
		case 8:
		if (dat ! = 0x16) goto L_CheckFirst;
		UartReceived = TRUE;
		UartRecvStep++;
		head
L_CheckFi	irst:	ur cun,
		case 0:

default:

```
CommInit();
                                                                                        UartRecvStep = (dat == 0x46 ? 1 : 0);
                                                                                        break;
                                                           1
                              }
}
System initialization
//
 void Initial(void)
1
                              UartBusy = FALSE;
                              SCON = \theta x d\theta;
                                                                                                                                                                                                                                         {\sc {\#}} Serial port data mode must be bit dat {\sc {\&}}_{\sc {\#}} , while the provided of the second                               AUXR = \theta xc\theta;
                              TMOD = \theta x \theta \theta;
                              TH0 = HIBYTE(T1MS);
                              TL\theta = LOBYTE(T1MS);
                              TR\theta = 1;
                              TH1 = HIBYTE(BR(MINBAUD));
                              TL1 = LOBYTE(BR(MINBAUD));
                              TR1 = 1;
                              ET0 = 1;
                              ES = 1;
                              EA = 1;
3
                                 Delay program//Xms
void DelayXms(WORD x)
{
                               do
                              {
                             f1ms = FALSE;
                              while (! f1ms);
                             } while (x--);
}
// Serial port data transmission program
BYTE UartSend(BYTE dat)
1
                              while (UartBusy);
                              UartBusy = TRUE;
                              ACC = dat;
                              TB8 = P;
                              SBUF = ACC;
                              return dat;
}
// Serial communication initialization
 void CommInit(void)
{
                              UartRecvStep = 0;
                              TimeOut = 20;
                              UartReceived = FALSE;
1
 // Send serial communication data packets
```

ARVTE

```
{
         WORD sum;
         BYTE i;
         UartSend(0x46):
         UartSend(0xb9):
         UartSend(0x6a);
         UartSend(0x00);
         sum = size + 6 + 0x6a;
         UartSend(size + 6);
         for (i=0; i<size; i++)
         {
                  sum += UartSend(TxBuffer[i]);
         }
         UartSend(HIBYTE(sum));
         UartSend(LOBYTE(sum));
         UartSend(0x16);
         while (UartBusy);
         CommInit();
1
                     Series of chips are carriedvoulbad program
ISP BOOL Download(BYTE *pdat, long size)
1
         BYTE arg;
         BYTE offset;
         BYTE cnt;
         WORD addr;
         //Handshake<sub>CommInit();</sub>
         while (1)
         {
                 if (UartRecvStep == 0)
                  1
                 UartSend(0x7f);
                 DelayXms(10);
                 }
                 if (UartReceived)
                 1
                          arg = RxBuffer[4];
                          if (RxBuffer[0] == 0x50) break;
                          return FALSE;
                 1
         1
         Setting parameters, Set the parameters such as the highest baud rate used from the chip and the waiting time,
TxBuffer[0] = 0x01;
TxBuffer[1] = arg;
TxBuffer[2] = 0x40;
TxBuffer[3] = HIBYTE(RL(MAXBAUD));
TxBuffer[4] = LOBYTE(RL(MAXBAUD));
TxBuffer[5] = 0x00;
TxBuffer[6] = 0x00;
```

Car gauge MCU Design company

Technical support

Selection consultant₁₃₉₂₂₈₀₅₁₉₀

TxBuffer[7] = 0x97; CommSend(8);

while (1)

STC12H

Series of technical martificial websitev.STCAL.com

Shenzhen Guoxin Artificial Intelligence Co., Ltd. Domestic distributor Phone number

: 0513-5501 2928/2929/2966

- 990 -

t₁₉₈₆₄₅₈₅₉₈₅ .Selecti

Selection consultant₁₃₉₂₂₈₀₅₁₉₀

	if (TimeOut == 0) return EALSE-
	if (UarReceived)
	1
	if (RxBuffer[0] = 0x01) break;
	return FALSE;
	1
)
	/prepare/ <i>TH1</i> =
	HIBYTE(BR(MAXBAUD)); TLI =
	LOBYTE(BR(MAXBAUD)); DelayXms(10);
	$TxBuffer[0] = \theta x 05;$
	TxBuffer[1] = 0x00;
	$TxBuffer[2] = \theta x \theta \theta;$
	TxBuffer[3] = 0x5a;
	TxBuffer[4] = 0xa5;
	CommSend(5);
	while (1)
	if (TimeOut = 0) return FALSE;
	if (UartReceived)
	1
	if (RxBuffer[0] == 0x05) break;
	return FALSE;
	1
	, ^{erase} / <i>DelayXms(10)</i> ;
	TxBuffer[0] = 0x03;
	<i>TxBuffer</i> [<i>1</i>] = 0x00;
	TxBuffer[2] = 0x00;
	TxBuffer[3] = 0x5a;
	TxBuffer[4] = 0xa5;
	CommSend(S);
	<i>TimeOut</i> = 100;
	while (1)
	if (TimeOut == 0) return FALSE;
	if (UartReceived) {
	، ۲۵ (۲۵) - ۲۰۰۵ (۲۰۰۰)
	y (xxxuyjery) == 0x05) break; return FALSE;
	1
	Write user code
	1/
	DelayXms(10);
	uuu = v, TxBuffer[0] = 0x22;
	TxBuffer[3] = 0xSa;
	TxBuffer[4] = 0xa5;
	offset = 5;
	while (addr < size)
)
TxBuffer[1] = HIBYTE(addr);

TxBuffer[2] = LOBYTE(addr); = 0;

-cn

while (addr < size)

{

Technical support 19864585985

Selection consultant 13922805190

```
TxBuffer[cnt+offset] = pdat[addr];
       addr++;
       cnt++:
        if (cnt >= 128) break;
        3
        CommSend(cnt + offset);
        while (1)
       {
               if (TimeOut == 0) return FALSE;
               if (UartReceived)
               1
       if ((RxBuffer[0] == 0x02) && (RxBuffer[1] == 'T')) break;
        return FALSE;
               }
        TxBuffer[0] = 0x02;
3
Write hardware options
/// If you do not need to modify the hardware options This step can be skipped directly All hardware options at this time
, All remain unchanged The frequency is the last adjusted frequency
If you write hardware op to his erior at The frequency will be with a dother interior are restored to factory settings
It is recommended to stise for the onstitute the software to set up the hardware options from the chip
Just the main chip again in the future, do not write hardware options when downloading programs from the chip
//DelayXms(10);
//for (cnt=0; cnt<128; cnt++)
//{
//
        TxBuffer[cnt] = 0xff;
//}
//TxBuffer[0] = 0x04;
//TxBuffer[1] = 0x00;
//TxBuffer[2] = 0x00;
//TxBuffer[3] = 0x5a;
//TxBuffer[4] = 0xa5;
//TxBuffer[33] = arg;
//TxBuffer[34] = 0x00;
//TxBuffer[35] = 0x01;
//TxBuffer[41] = 0xbf;
//TxBuffer[42] = 0xbd;
                                                                for IO mouth
                                                       //P5.4
////TxBuffer[42] = 0xad;
                                                       //P5.4
                                                                For the reset pin
//TxBuffer[43] = 0xf7;
//TxBuffer[44] = 0xff;
//CommSend(45);
//while (1)
//{
       if (TimeRetterved) neturn FALSE;
"if ((RxBuffer[0] == 0x04) && (RxBuffer[1] == 'T')) break;
return FALSE;
       }
//}
download complete/return TRUE;
```

}

char code	<i>DEMO[256]</i> =
(
	0x80,0x00,0x75,0xB2,0xFF,0x75,0xB1,0x00,0x05,0xB0,0x11,0x0E,0x80,0xFA,0xD8,0xFE,
	0xD9,0xFC,0x22,
];	

Remarks: If users need to set different operating frequencies?, please? refer the chapter

Schoo

- 993 -

Shenzhen Guoxin Artificial Intelligence Coontastic distributor phone number

- 994 -

Go to the pure technology exchange forum

Use a third-party application to Call LAPPER disject program to download the MICROCONTROLLER ISP

Used STC ^{ISP} The release project program generated by the download for softwing issexs catable could be click the published of A method for calling when the source of the release project program in a third-party application of the following two are introd project program is running.

Simple call

In a third-party application, it is just a simple process of creating a publishing project program. All other download operations are carried project program. At this time, the third-party application only needs to wait for the publishing project program to complete the operation, and

code V	/C
OL IspProcess	
<i>"</i> Do	sfine related variables
// De	
BROC	
CStrin	e aath
0.000	2 January
<i>//</i> Pu	blish the full path of the project program
path =	_T("D:\\Work\\Upgrade. exe");
// Va	riable initialization
memse	t(&si, 0, sizeof(STARTUPINFO));
memse	t(π, 0, sizeof(PROCESS_INFORMATION));
// Se	et startup variables
<i>si. cb</i> =	= sizeof(STARTUPINFO);
GetSta	rtupInfo(&si);
si. wSh	iowWindow = SW_SHOWNORMAL;
si. dwF	'lags = STARTF_USESHOWWINDOW;
<i>"</i> Cr	cate and publish the project program process
ij (crei	$(erroces)(erroll_{2}(errork)pully, roll_{2}, roll_{2}, roll_{3}, roll_{4}, w), w(r)$
· ·	
	Wait for the release project program operation to complete
	Since the main process will be blocked here, it is recommended to create a new worker process and wait in the worker process
	WaitForSingleObject(pi. hProcess,INFINITE);
	Clean-up work _{/CloseHandle(pi.}
	h i nread); CloseHandle(pl. hProcess);
	return TRUE;
1	
else	
- t	
	for Mansana Ray (T/" Creation process failed ("));
	Alamennikedunt II .
	return FALSE;

STC12H	Series of technical martifisial websites.STCALcom	Car gauge _{MCU} Design company	Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant	
ő <u> </u>					
Adv	Advanced call				

The process of creating and publishing a project program in a third-party application, and performing it in a third-party application, incl Programming, stop **Ribgationalogy alack clopergrading with some dynamic program** ISP ISP Surface interaction.

VC	code	
// De	efine the data structure of the call	back function parameters
struct	CALLBACK_PARAM	
t –		
	DWORD dwProcessId;	<i>™</i> Main process
	HWND hMainWnd;	Main window handle
<i>];</i> ;		
// Th	ne callback function of the enume	ration window, used to obtain the handle of the main window
BOOL	CALLBACK EnumWindowCallBack(HWND hWnd, LPARA	'AM IParam)
{		
	CALLBACK_PARAM *pcp = (CALLBACK_PARAM *))lParam;
	DWORD id;	
	GetWindowThreadProcessId(hWnd, &id);	
	if ((pcp->dwProcessId == id) & & (GetParent(hWnd) ==	= NULL))
	, ,	
	pcp->hMainWnd = hWnd;	
	return FALSE;	
	1	
	return TRUE;	
}		
BOOL	IspProcess()	
{		
	// Define related variables	
	STARTUPINFO si;	
	PROCESS_INFORMATION pi;	
	CALLBACK_PARAM cp;	
	CString path;	
	Publish some of the	ID
	controls in the project program	$\bigcap const = 1046;$
	UINT ID_PROGRAM const UINT ID_STOP	= 1044;
	const UINT ID_COMPORT	= 1009;
	const UINT ID_PROGRESS	1977,
	Data Balante a College de La Col	
	// Publish the full path of the pro	oject program
	<pre>path = _1("D:\\Work\\Upgrade. exe");</pre>	
"	Variable initialization	
manes	n(&si_0_sizeof(STARTUPINEO))+	
memse	nass, v, stanton to the UJJ; n(∋), sizen(DROCESS, INEODM ATIONIS,	
memse	a(aph, v, sizeof(CALLPACK, PAPANI);	
memse	startun variables	
Oher		the Remeating distributor Rhone number

Technical support

Selection consultant,

<u> </u>	•
si. cb = sizeof(STARTUPINFO); GetStartuoInfo(&si);	
si. wShowWindow = SW_SHOWNORMAL;	If this is set to The release project program will not be displayeds
si. dwFlags = STARTF_USESHOWWINDOW;	
Create and publish the project program pro	icess
if (CreateProcess(NULL, (LPTSTR)(LPCTSTR)path, NULL, NULL, FALSE, 0, {	NULL, NULL, &si, π))
// Wait for the initialization of the releas WaitForInputIdle(pi. hProcess, 5000);	e project program process to complete
$_{\scriptscriptstyle /\!\!/}$ Get the handle of the main window of	the publishing project program
cp. dwProcessId = pi. dwProcessId;	
cp. hMainWnd = NULL;	
EnumWindows(EnumWindowCallBack, (LPARAM)&cp);	
if (cp. hMainWnd ! = NULL)	
ℓ	
HWND hProgram;	
HWND hStop;	
HWND hPort;	
# Get the handle of some control	s in the main window of the publishing project program
hProgram = ::GetDlgItem(cp. hMainWnd, ID_PROGRAM);
hStop = ::GetDlgItem(cp. hMainWnd, ID_STOP);	
hPort = ::GetDlgItem(cp. hMainWnd, ID_COMPORT);	
% Set the serial port number in th ::SendMessage(hPort, CB_SETCURSEL, 0, 0);	e release project program, The first parameter is 3
"Trigger the programming buttom	mtoinstart
::SendMessage(hProgram, BM_CLICK, 0, 0);	
Wait for the programming to co	nplete
// Since the main process will be	blocked here, it is recommended to create a new worker process and wait in the worker process.
while (1 :115WindowEnabled(hProgram));	
// Close the release project progr	am after the programming is complete
::SendMessage(cp. hMainWnd, WM_CLOSE, 0, 0);	
1	
// Wait for the process to end	
WaitForSingleObject(pi. hProcess,INFINITE);	
Clean-up work Clearlandle(ri	
hThread); CloseHandle(pi. hProcess);	
return TRUE;	
<i>[</i>	
AfxMessageBox(_T("Creation process failed	["));
return FALSE;	

Shenzhen Guoxin Artificial Intelligence Co., Ltd. Domestic distributor ophone numbers

SCAR

- 997 -

MAppendix_{STC8H} Series of orthogonal decoding examples (Chengdu Feifeike

(Provided by friendship)

Subject to Entrusted, this article is intended for sharingaaced useries of microcontrollense module implements the orthogonal decoding fur One-step realization of two-way speed measurement of the encoder output of the quadrature encoded signal.



From the previous open source libraries of Yifei Technology, we can understand that there is no orthogonal decoding routine in the oper Only two PWM Module, if we recommend the use of quadrature coding encoder, it means that one encoder needs to occupy one

Module, however, this year's energy-saving group requires the production of a balanced trolley, which means that there are two motors, so two the two modules of the microcontroller will be occupied, but the motor control of the trolley also requires functions, so it is not recommended. The module implements quadrature decoding, but it is recommended that everyone use an encoder with directional output, so that the module of course, you can also have another idea, using one he module implements the speed measurement of one quadrature-coded encoder, The motor uses an encoder with a directional signal and an ordinary timer to capture the pulse. This scheme is feasible, but there is no need to be a superior of the trolley also requires the speed measurement of the trolley also the there is no need to be a superior of the trolley also requires functions.

One more thing to note, use PWM Module counting is not the same as using a timer module to capture pulse counting._{PWM} The module captures encoder data through edge counting, which means that this module counts when the rising or falling edge occurs , and the timer captures the pulse to obtain the number of high and low level flips. Here we will find out through experiments that we use **The same dertifiedge collectidge the derotture take as much** as the pulse data captured by the timer, but this Get taller, justThe counting method of the single chip microcomputer has led to a doubling of the results.

PWM

- 998 -

Car gauge MCU Design company

Technical support₁₉₈₆₄₅₈₅₉₈₅

The following **B**^{C8H8K64U} An example program for collecting quadrature encoded signals and outputting encoders :

the	lang	uage	code	used

C C C	lage code t	Ised	
nclude "headfile. h"			
at16 encoder_data;			
·			
@brief	PWMA	Module orthogonal decoding initialization	on
@param	void		
@return @since	void		
Cample usees DWMA	ri.u		Initialize orthogonal decoding
anote	_encouer_inii();		
id PWMA_encoder_ir	nit(void)		
<i>P_SW2</i> = 1<	<<7;		Enable access
PWMA_ARH	$R = \theta x FFFF;$		Set the automatic reload value When the value of automatic reloading The counter does not work.
PWMA_CCM	MR1 = 1<<0;		Mapped in TITFPI PirCto, obtaaiis, disseption
PWMA_CCM	$MR2 \models 1 << 0;$		fffåpped in TI2FP2 Piroto, tlaapttisreusdegerjump
PWMA_SM0	UK = 1<<0;		The counter is here
DWM 4 CD1	1 - 1 0.		/ The counter is here rthe edge is upward Count down
PWMA_PS	= 1<<2;		//PWMA Channel use PI0,PWMB Channel use P22°
@brief	PWMA	The module obtains the orthogonal dec	oding value
@param @return	void void		
@since	v1.0		
Sample usage: encode	er_data = PWMA_get	_encoder();	"Get orthogonal decoding value
anote			
/nt16 PWMA_get_encod	der(void)		
int16 res:			
res = PWMA	L_CNTR;		# Save the value of the current counter
PWMA_CN1	TR=0;		Clear the counter
return res;			
·			
@brief	Timer	^{0 5ms} Interrupt service function	
@param	void		
@return	void		
(asince)	v1.0		
Sample usage:			
wnote			
oid TM0_Isr() interrup	ot 1		
encoder_date	a = PWMA_get_enco	ler();	# Get the value of the quadrature decoding encoder
oid main()			

- 999 -

STC12H	Series of technical mai@failsial websitev.STCAl.com	Car gauge MCU Design company	Technical support ₁₉₈₆₄₅₈₅₉₈₅	Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
1				
	DisableGlobalIRQ();	_∥ Turn o	ff the total interrupt	
	<pre>board_init();</pre>	∥ Initial	ize the internal register, do n	ot delete this code.
	pit_timer_ms(TIM_0, 5);		Execute or	ce /Initialize the timer , sms
	PWMA_encoder_init();	//PWMA	The module is initialized t	o orthogonal decoding function
	EnableGlobalIRQ();	"Turn o	n the total interrupt	
	while(1)			
	1			
	delay_ms(100);		Output print informatio	n once
	<pre>printf("encoder_data = %d \r\n", encoder_data);</pre>	// 100	hs //	
	}	Print	encoder data per serial port	

Demo video link : https://www.bilibili.com/video/BV1zT4y177Ht

Video description: We will compile the written routine, then download it to the microcontroller, open the serial port assistant to receive t and the rotary encoder observes the data changes. We found that when the encoder is not rotating, the output data is, and when the encoder output both positive and negative values, the faster the rotation., The greater the absolute value of the value, the positive and negative are us rotation, which direction is positive and which direction is negative can be defined by yourself. At the second data can called the pro-

Once, so the printed data is equivalent to intermittent, and at the same time because The high quiter is ion of the line, so the data is observe. The change is relatively large, but if the motor is used to the intervitent by the duty cycle, you can see that the data output of the encoder is very stal

Serial port assistant receives screenshots of data :

1.....

The figure below shows the data that the orthogonally encoded encoder rotates clockwise and the angular velocity gradually increases.

💁 SSCO	M V5.13.1	串口/网	络数据	调试器,(
通讯端口	串口设置	显示	发送	多字符
[12:28:09.	163]收←♠	encoder	_data	= 0
[12:28:09.	275]收←◆	encoder	_data	= 0
[12:28:09.	388]收←♠	encoder	_data	= 0
[12:28:09.	501]收←◆	encoder	_data	= 0
[12:28:09.	613]收←◆	encoder	_data	= 0
[12:28:09.	724]收←◆	encoder	_data	= 6
[12:28:09.	838]收←♠	encoder	_data	= 15
[12:28:09.	950]收←♠	encoder	_data	= 18
[12:28:10.	062]收←◆	encoder	_data	= 44
[12:28:10.	175]收←◆	encoder	_data	= 51
[12:28:10.	288]收←◆	encoder	_data	= 67
[12:28:10.	400]收←◆	encoder	_data	= 67
[12:28:10.	513]收↔◆	encoder	_data	= 78
[12:28:10.	625]收←✦	encoder	_data	= 68
[12:28:10.	737]收←●	encoder	_data	= 63
[12:28:10.	850]收←✦	encoder	_data	= 87
[12:28:10.	962]收←◆	encoder	_data	= 1 12

- 1000 -

The figure below is the data when the orthogonally encoded encoder rotates counterclockwise and the angular velocity gradually increa

🚺 SSCOM	V5.13.1	串口/网络	络数据	周试器,f
通讯端口 串	们设置	显示	发送	多字符
[12:28:23.330	〕1收←◆	encoder,	_data =	= 0
[12:28:23, 443	3]收←◆	encoder,	_data =	= 0
[12:28:23.554	1]收←◆	encoder,	_data =	= 0
[12:28:23.66]	7]收←◆	encoder _.	_data =	= 0
[12:28:23, 780)]收←◆	encoder,	_data =	= 0
[12:28:23.892	2]收←◆	encoder,	_data =	= -74
[12:28:24.009	5]收←◆	encoder,	_data =	-120
[12:28:24.11]	7]收←◆	encoder,	_data =	= -152
[12:28:24.229	列收←◆	encoder,	_data =	-165
[12:28:24.342	2]收←◆	encoder _.	_data =	- 210

$N^{Appendix}$ in Keil How to create a multi-file project in

ⁱⁿ Keil In general, relatively small projects have only one source file, but for some slightly complex projects, multiple source files are often The method of creating a multi-file project is as follows :

^{1,} Open first Keil, in the menu" "Medium selection"



You can complete the establishment of an empty project

², In the project tree of the empty project,

right-click " Group "Source Group 1""

", and select "in the context metrusing Eiler day 1

101		
、 (出) (1)	2 • C) 7 Target 1 - A & - + + + + + + + + + + + + + + + + + +	
Yoject	4 (B)	
∃ 🍄 Project: 🗄 😂 Terg	Test et 1	
- 🛄 8	iource Group 1	
	Coppone for Group Source Group 1 Alt+F7	
	Add New Rem to Group Source Group L'	
	Add Existing Files to Group 'Source Group 1'	
	Remove Group Source Group 1 and its rives	
	Open Build Log	
	Rebuild Target free	
	E Dunis sarger	
(i)	Manage Project Hema	
	Show Include File Dependencies	
And Free Mar Dearly		
una compon		4 [

 $Car gauge_{MCU}$ Design company

 3 、 In the pop-up file dialog box, add the source file multiple times

STC12H

Series of technical marQfailsial websitev.STCAL.com

Selection consultant 13922805190

Technical support

e Edit View Project Plas	Debug Peripherals Tools SVCS Window H	ieip.
	· · · · · · · · · · · · · · · · · · ·	Nie PWMPD_EPDE
	ranget 1 🔄 🔊 📥 📥 🔶 🐡 🟙)
ect 4 💽		
🎋 Project: Test		
E 💭 Target 1		
E 🛄 Source Group 1	(management)	100 million -
	Add Files to Group 'Source Group 1'	
	当然の田田 () 🕌 Test	
		修改日期
	Listings	2020/2/18 14:10
	Objects	2020/2/18 14:10
	P Testa	2020/2/17 22:50
	White the second s	
	• III	- · · · · ·
1 1	文件名(g); Text.c	648
P., O.E., O.E., O. T.,	が注め用(T) 「Common fails (タッ)	
d Datard	NINE PARA IN CO.	Close
a carpon		

STC12H

The establishment of a multi-file project can be completed as shown in the figure below

le Edit View Project Flash Debu	g Penpherals Iools SVCS Window Help	
1 🙆 🖬 🖉 🖉 🖓 🖏 🗠 15		
왕 🖽 🖽 🧼 • 🖒 🕅 🗍 Target 1	🕞 🔊 🥭 🕾 🔶 🖤 🏙	
ojett 😐 🛄 🚺 Te	st.e 🔄 Isr. asim	- :
1 🤻 Project: Test	finclude catc8g.b>	2
E 😸 Target 1 2 E 🤤 Source Group 1 3	11将中断服务程序定义为普通子程序	
I-D Tests	void PWH5_ISR() // interrupt 32	
i 🔝 Israsm 🖉 🔓	LE (PMMCFG45 & PMMSCBIF)	
2		
	EMGCEDES #= "PMESCEDIC]	
10	1	
11	int main()	
13		
14	PSNO - OxDO:	
10	P SH2 = 0x00; P SH2 = 0x50;	
1 17		in a
IP., 🛞 B., () F., (), T., 🛛 🕐 🛄	m	
eld Output		



OAppendix About the interrupt number isigreater that compilation error

In the compilation environment, the³ inter**linat is**yntheirite any transformed is the less than

Deal with

of C51

in

Keil

和王	⊕ ÷ -⊕ ant	PIR a	灯- 対 (1) NTER 7 (8057)	00286	
As 8051 vendors o supports interrupt the following table	reate new p- functions for to determine	arts, more int 32 interrupt a the interrup	errupts are ad s (0-31). Use t t number.	ided. The Ca he interrupt	31 Comple vector add
	Number	Address	Number	Address	
	0	0003h	10	0083h	
	1	0006h	17	cossh	
	2	00130	18	0093h	
	3	00184	19	0096h	
	4	00235	-20	0043h	
	5	0029h	21	0048h	
	15	0033h	22	0063h	
	7	00364	23	0068h	
	â	0043h	24	00C3h	
	0	0048h	2.5	OOCBh	
	10	0055h	20	0003h	
	11	0056h	27	0008h	
	12	0063h	28	00E3h	
	1,3	0066%	29	OCEBh	
	14	0073h	30	00F3h	
		the second se		and the second se	

The table below is List of current interrupts for all series :

Interrupt number	Interrupt vector	Interrupt
0	0003 H	type INTO
1	000B H	
2	0013 H	INT1
3	001B H	Timer 1
4	0023 H	serial port 1
5	002B H	ADC
6	0033 H	LVD
7	003B H	PCA
8	0043 H	serial port 2
9	004B H	SPI
10	0053 H	INT2
	005B H	INT3
12	0063 H	Timer 2
13	006B H	6
14	0073 H	
15	007B H	Internal system
		interrupt Internal system interrupt

16	0083 H	INT4
17	008B H	serial port
18	0093 H	serial porț
19	009B H	Timer 3
20	00A3 H	Timer comparator
21	00AB H	waveform
22	00B3 H	generator ₀
23	00BB H	Abnormal waveform generator
24	00C3 H	12C
25	00CB H	USB
26	00D3 H	PWMA
27	00DB H	PWMB
28	00E3 H	Waysform gon ¹ rator, waysform
29	00EB H	
30	00F3 H	generator, waveform generator, waveform generator,
31	00FB H	waveform generator Waveform generator
32	0103 H	, waveform generator, abnormal
33	010B H	waveform generator, ² abnormal
34	0113 Н	4
35	011B H	
36	0123 H	RTC
37	012B H	P0 Port Interrupt Port
38	0133 H	P1 Interrupt port Interrupt
39	013B H	P2 Port Interrupt Port
40	0143 H	P3 Interrupt Port Interrupt
41	014B H	P4 Port Interrupt
42	0153 H	P5 Port Interrupt
43	015B H	P6 Port Interrupt
44	0163 H	P7 Port Interrupt
45	016B H	P8 Port Interrupt
46	0173 H	P9 Port Interrupt

It is not difficult to find that from The wate for the start all subsequent interrupt service progilabres core prilation errors in both, as shown in the service of the ser

C:\Users\Liu\Desktop\Test\Test.uoproj - pVision	
File Edn Wew Project Flach Debug Peripherali. Toolo	SVCS Window Hote
	B B 🖾 🖉 🖉 🖉 🦉 PWN#D_CFDI 🖉 🗐
🕼 🕮 🚳 • 🖄 🖉 Target 1 🖉 💽 🕵	▲ 告 ◆ つ ●
Project 9 🖬 🗋 Testic	• ×
H Project Test	eg.hs .
Target1 Source Group 1 Source Group 1	() interzupt 32
<pre></pre>	GAS & FWMSCHIF) GAS &= ~DWDMSCHIF; COU; COU; XEQ; *
Fund Cades #	1.0
Rebuild target 'Target 1' compiling 'est.c Test.c(4): error G130: 'interrupt': value ou Target not created. Baild Time Elapsed: 00:00:00	5 CE range
*	C#1
	Simulation

There are three ways to deal with this (diforequire the help of assembly code, the preferred method is recommended),

Technical support 19864585985

13 1 Methadid te Baptroaxtor

1-31 The signal is interrupt here interrupt number, we can borrow this interrupt number

The steps are

as **Collarge**: the interrupt number we reported the error to $"_{13}$ ", as shown below :



² , Create a new assembly language file, such as ""Add to the project and at the address"Add one in the place" LJMP 006BH", as shown below :



, Compilation can be passed.

Shenzhen Guoxin Artificial Intelligence Coomestic distributor phone numbers

- 1009 -

Ere Edit yw	w Brajact Flas	h Qebug Periph	teran Japis	EVCE WIN	idow Help		
nø ur i	1	-	12 1	nnx	# 15 h 10	WWWPD_SPOC	-
8100	PI 0P 01- 1		alla	2.01		m - 8 -	
Registers	4 😡	Disastenibly		The Internet of			3
legister	Falos *	C:0x0069	00	SIOP			
E-Bags		CODAGONA	-0-0-	1975			
50	01400	C:OX0068	020022	T'SACE.	P9845_15R (C: C	022)	
21	0:e00	CONDWOOKE .	0.0	10/03			
22	0.400	C:0x006F	00	890 P			
3.3	02400	C:088070	00	250 E			
- 29	0.800	1700×0×0×00	0.0	900 E			
	0100	18-					
- 77	0.00	Real of London street, or other		HIN'S.			
E Spt		C:0m0101	00	HOP			
	0100	C1010102	00	NOP			
-1	0980	31	LUMP	006BE	1121年1	853号中新的入	口地
1.51	doluor 1	C:0x0103	020068	LONE	C:0065		
11,010	(hel)	C10x0105	00	HOP	A CONTRACTOR OF		
10 1		C:0s0107	00	HOP			
In Perset	Registers		(++)				
Constand					0.045		
Load BCa35D		a states i Tates	A Targett		57014	1000	
The second states			MISSING TO	reame		FOCSBOL/A SING	-12
			-	· MAD	4	0.0.6003	
*	н		+				
3				4	18-225	1	
ASN ASSIGN	BruskDissbla	BreakInable		Call Stack	- Locals 🛄 Merror	11	
1			27		100	Electric data	

Execute again

- 1010 -

occurs" will automatically automatically automphoithe real interrupt service program, as shown in the figure below :



After the execution of the interrupt service^{RETI} The command returns. The entire interrupt response process is just one that program is completed, it will be passed again .

 $_{2}$ **Method: and method** imilarly, borrow unused ones in the user program₃₁ The interrupt number

For example, in the user's code, it is not used Interrupt, you can use the above code as a similar Moetili fied tion of :







Selection consultant₁₃₉₂₂₈₀₅₁₉₀

Eko Ban yan	v Brajnet Flas	h Qabug Pagiph	erati Toolo	SICE MD	ndow Help		
N 😂 🖬 🕯	1 LANK		1 四 作	n n ik	in the he	PWNPD_SPOK	-
8 B O	PI 0- 0- 1	+ - D	a I	2-10	2	1 m 1 200	
egisten	4 🖬	Disastentity		- Contractor		and the second second	-
artister.	Talna *		0,7003.1	1.11/5	5:0037		
Farr		C10x0008	020025	LINE	Pade Ist	R (01:0025)	
90	0200		S. BRANNIT				
- int	09:00	123 (
32	000	13:	P500 =	9x00;			
- 23	0040		运性	CLB.	R.		
24	0300		of the same	1000 100		.P. I	
30	0000	Lange Const.	NPNT =	Ex 00 ;	1102272195293	100 m 100 m	
±7	0.000	- 9020K010	8600	5002	D CHAR FOUND	and a	
i Syc	1993	C10X0102	-00	-243 B-	-	State 25 annual de ME AN	N
	0.040	- ALANANA AND	LAURE	AMAGU.	PLANAS.	NORPHICIPAL OFFICE OF	NATH HERE
1000	0900	CTURCEUS.	020000	- APRILLE			
12	TGe0	CLONGIOT	00	'WATE			
-70 8	C .0x0C	02-020108	20	1000			
The second							
INAUTHOR I INTO	egruters.	Strain .					F.
fores aren			a 🖬	Carr Stack - 3	orms.		
oad "Co∖∖Qu	Hars//Liu//D	esktop//Jest/	ATest"	Name		Location/Vi	ak ie
					14 C	0.00000	
			7	- mas	C4	POWOCA.	
	· H						
				a model in the second s	COMPLEX OF THE OWNER.	and the second se	

Execution effect and method is suitable for multiple interrupt numbers the situation be remapped.

Method: Define the interrupt service program as a subroutine, and then in the interrupt entry address in the assembly code

use Instruction execution service program LCALL

The steps are as follows :

¹, First remove the interrupt service program" "Attributes, defined as ordinary subroutines



², And then in the compilation of the filler the address code as shown in the figure below



The place of the address is to interrupt the service program, and after the compilation is passed, i

3

- 1013 -

Civila ere/Liu/Desktop/Teat/Te	estuvproj - pVision		le le	
Eta Edit ylaw Brajadi Figs	h Qabug Paripherati Tooli	SVCS Wind	ew Hap	
No 1 0 1 1 1 1		n n 2		8
8 19 0 P P 1		2-67	2 · · · · · · · · · · · · · · · · · · ·	
Registen 4 🖬	Disastenity			- 13
Ingister Talas .	C:0x0101 00 C:0x0102 00	NOP		4
- Eage 	4: PUSH C:0x0103 C0E0 5- D09H	POSH	ACC (OREO)	
- 22 0900 - 24 0900	C:0x0105 C0D0 6: DCALL	EUSH PRDIS_ISR	E5W(0xD0) /通用服务于程序	
75 0400 77 0400 ₽7 0400	71 BOP C:0x0101 120001 71 BOP C:0x0104 D0D0	POP	PSE(0xD0)	
* 0100	CHOROLDC DOED	ACC POP	ACC(DED)	
ng_reac BaBT -7C B C.Oa0C -	C:0x010E 92	RETI		
Preset BRegisters				
Ceremanal	0.5	Call Stars + LO	CAS	× 53
Load "C:\\Users\\Ltu\\D	esktop//lest/ilest" -	Nome 9 MARI	Location/ Crowsog	Value Tj
e			Name and American	
		J•1	-	

This method does not require remapping the interrupt entry, but there is a problem with this method. Which registers need to be pressed into the stack in the assembly file, disassembled sodered that program is determined to the assembly file of the stack in the assemble of the stack in the stack in the assemble of the stack in the assemble of the stack in the assemble of the stack in the stack in the assemble of the stack in the assemble of the a

PSW In addition to the stack must be pressed, which other registers are used in the user's subroutine, and which registers must be pressed

STC12H

PAppendix Electrical characteristics

P1 Absolute maximum rating

Parameter	Minimum value	Maximum value	unit	description	
storage temperature	-55	+150	°C		
Operating temperatu	re -40	+85	°C	If the operating temperature is high temperatures, it is recommendation inside in the inside incomparison of the power supply must also be as fast as possible, preferably controlled at the millisecond level	e, the free nended to ncy does nmended se gh
Operating voltage	1.9	5.5	v		
VDD Ground voltage	-0.3	+5.5	V		
^{I/O} port ground voltage	-0.3	VDD+0.3	V		



(VSS=0V '

P.2 DC characteristics (3.3v)

 $_{\rm VDD=3.3V}$, Test temperature $_{=25}$ °C)

Label	narameters	Typical range				Test sectors 1	
Luboi	parametere	Minimum value	value	Maximum value	e unit	lest environment	
I _{PD}	Power-down mode, current ,	-	0.4	-	uA		
I _{WKT}	power-down, wake-up timer , lo	w voltage	1.5	-	uA		
I _{LVD}	detection module, power const	umption	10	-	uA		
I _{CMP}	Comparator power consun	nption	90	-	uA		
	idle mode current (internal _{KHz})	-	0.48	-	mA	Equivalent to tradition _{0,5M}	
2	Idle mode current (6MHz)	-	0.88	-	mA	Of the equivalent to tradition 79M	
I _{IDL}	ldle mode current ($Idle^{2MHz}$)	· ·	1.00	-	mA	equivalent to tradition, equivalent	to tradition
2	mode current (normal ^{24MHz)}	-	1.16	-	mA	, equivalent to tradition™™	
<u>.</u>	mode current (internal _{32KHz})	-	0.48	-	mA	, ëquivalent to tradition	
8	Normal mode current (Hz)	-	0.88	-	mA	Equivalent to traditiomal	
8	Normal mode currementation	-	0.88	-	mA	Equivalent to traditional	
8	Normal mode current (Hz)		0.90	<u>-</u>	mA	Equivalent to traditional 18051	
8	Normal mode current (0.91		mA	Equivalent to tradition, 11M	
8	Normal mode current (0.91		mA	of, of, of, of, of, of, of, of,	
	Normal mode current (1MHz)	· · ·	0.94		mA	equivalent to tradition, equivalen	t
I _{NOR}	Normal mode current (_{2MHz})	· · · · · · · · · · · · · · · · · · ·	1.05		mA	to tradition, equivalent o_{L}^{20M} of of	of.
	Normal mode current (_{3MHz})	4	1.17	-	mA	to tradition, equivalent to traditio	, 1
	Normal mode current (_{4MHz})		1.26	v -	mA	, equivalent to tradition 53M	
3	Normal mode current (_{SMHz})	1	1.40	-	mA	8051 of, of, of 158M , equivalent to tradition	
3	Normal mode current (_{6MHz})		1 49	-	mA	, equivalent to tradition	
3	Normal mode current (_{12MHz})		2.09	-	mA	. equivalent to tradition	
1	Normal mode current (_{24MHz})		3.16	0.99	IIIA	Equivalent to traditional 8051	
8				1.07	V	Turn on Schmidt trigger	
V _{IL1}	Input low level	1 18	-	1.07	V	Turn off Schmidt trigger	
8	· · · · · · · · · · · · · · · · · · ·	1.09	-	l	V	Turn on Schmidt trigger	
$V_{\rm IH1}$	Input high level (normal $^{ m O}{}^{ m)}$	1.18	-	-	v	Turn off Schmidt trigger	
	input high level (reset pin)	2	-	0.99	v		
V _{IH2}	Output low-level sink current	utout	20	1	mA	Port voltage 45V	
I _{OH1}	high-level current (bidirectional mode		110	-	uA	T on vonage	
I _{OH2}	high-level current (push-pull mode)	, output	20	· _	mA	Port voltage av	
s		6 <u> </u>		50	uA	Port voltage ov	
I _{IL}	to logic to the transfer surrent	100	-	600	uA		
R _{PU}		5.8	270	6.0	κΩ		
		lon	2.9		MHz	p	
10		ion ,	25	5	MHz	PxDR=0, PxSR=0	
I/O speed	^{1/0} I/0 Tast convers	ion ,	16	6	MHz	PxDR=0 PxSR=1	
	I/O	sion	10		MHz	PxDR=1, PxSR=1	
000000000	1/0 , slow conve	rsion	10	8	MHz	Turn off all analog and digital filte	ring
dovice	Fästest speed		0.1	8	0		-
uevice	analog filtering time		5.1		us		

Shenzhen Guoxin Artificial Intelligence Coondestic distributor phone: number

- 1016 -

STC12H	Series of technical marQffilsial website.STCALcom	Car gauge MCU	Car gauge ICU Design company		l support ₁₉₈₆₄₅	Selection consultant ₁₃₉₂₂₈₀₅₁₉₀
			0		System	LCDTY ⁼ 0
-41	Digital filtering time , power	down mode	n+2		clock	LCDTY=n (n=1~63)
I _{PD2}	consumption when the comparator	s enabled	400	-	uA	
I _{PD3}	Enable LVD Power consumption in	power-dowi	n mode	-	uA	
(VSS=0V '

any .Technical s

P.3 DC characteristics (5.0V)

 $_{\rm VDD=5.0V}$, Test temperature $_{=25}$ °c)

Labol	naramaters	Typical range				
Laber	parameters	Minimum value	value	Maximum valu	ue unit	Test environment
I _{PD}	Power-down mode, current ,		0.6	-	uA	
I _{wkt}	power-down, wake-up timer , l	ow voltage	4.4	-	uA	
I _{lvd}	detection module, power cons	umption	30	-	uA	
I _{CMP}	Comparator power consur	nption	90	-	uA	
	idle mode current (internal _{2KHz})	· .	0.58	-	mA	Equivalent to tradition _{0.5M}
	Idle mode current (6MHz)	-	0.98	-	mA	, equivalent to tradition M
I _{IDL}	idle mode current (12MHz)	-	1.10	-	mA	Equivalent to tradition 158M
	Idle mode current (_{24MHz})	-	1.25	-	mA	, equivalent to tradition
	Normal mode current (internal	· · ·	0.58	-	mA	, equivalent to tradition₅м
:	Normal mode currenter(Hz)		0.97		mA	Equivalent to traditiomal/18051
	Normal mode currementation		0.97		mA	Equivalent to traditional 8051
:	Normal mode current (1.00		mA	Equivalent to traditional 18051
	Normal mode current (1.01		mA	Equivalent to tradition , 11M8051
-	^{900KHz)} Normal mode current (1.01		mA	of , of, of, equivalent to tradition ,
	Normal mode current (1MHz)		1.03		mA	equivalent to tradition , equivalent
I _{NOR}	Normal mode current (_{2MHz})		1.15		mA	to tradition, equivalent to tradition,
	Normal mode current (_{3MHz})		1.27		mA	, equivalent to tradition
	Normal mode current ($_{4 MHz}$)		1.35		mA	, equivalent to tradition
	Normal mode current (_{5MHz})		1.49		mA	, equivalent to tradition
	Normal mode current (_{6MHz})		1.59	_	mA	, equivalent to tradition
	Normal mode current (_{12MHz})		2.19	-	mA	Equivalent to tradition ^{317M}
	Normal mode current (_{24MHz})		3.27	-		, equivalent to tradition
	Input low level	-	-	1.32	v	Turn on Schmidt trigger Turn
V _{IL1}		-	-	1.48	v	off Schmidt trigger Turn on
		1.60	-	_	v	Schmidt trigger Turn off Schmid
V _{IH1}	Input high level (normal $^{ m O}$)	1.54	-	-	v	trigger 12M 13M 26M 40M 53M 66M 79M
Vun	input high level (reset pin)	1.60	-	1.32	v	
I _{OL1}	Output low-level sink current . c	utput	20	_	mA	Port voltage ^{0.45V}
I _{OH1}	high-level current (bidirectional mode), output	200	-	uA	
I _{OH2}	high-level current (push-pull mode)	s	20	-	mA	Port voltage.4v
In	Logic ⁰ Input current	-		50	uA	Port voltage 0V
IL I _{TL}	to logic to 1 The transfer curren	100 0	270	600	uA	Port voltage ^{2.0V}
R _{PU}	^{1/0} Port pull-up resistor	4.1	4.2	4.4	KΩ	
S	Wo High current drive . Fast converse	sion .	36		MHz	PxDR=0 PxSR=0
I/O	1/0 1/0 fast convers	ion .	32		MHz	PxDR=1, PxSR=0
speed	^{1/0} Low current drive , slow conver	sion	26	5	MHz	PxDR=0, PxSR=1
1		rsion	22		MHz	PxDR=1, PxSR=1
compare	High cutrept drive and		10		MHz	Turn off all analog and digital filtering
device	VO analog filtering time	0	0.1	5	us	
			0.1	5	4.5	

Shenzhen Guoxin¹Artificial Intelligence Coomlastic distributorophone:number

Technical support₁₉₈₆₄₅₈₅₉₈₅

Selection consultant 13922805190

	Digital filtering time, new down mod	0		System	LCDTY = 0
		n+2		clock	LCDTY=n (n=1~63)
I _{PD2}	consumption when the comparator is enabled	460	-	uA	
I _{PD3}	Enable LVD Power consumption in power-dow	n mode	-	uA	

P.4 Port drive capability (corresponding Qo Watagia enc) urrent vo

 $(\ \rm VSS=0V$, $\ \ \ VDD=5.0V$, Test temperature $_{=25}{}^{\circ}c$)

Normal I/O push-pull output 1					
	Normal thrust	Strong			
10mA	4.50V	thrust			
20mA	4.00V	4.72V 4.49 V			
30mA	3.40V	4.24 V			
40mA	2.31V	3.96 V			
50mA	-	3.65 V			
60mA	2 	3.25 V			
70mA	-	2.75 V			
80mA	-	1.65 V			
		4			

Normal I/O Push-pull output 0/quasi-bidirectional port output 0/Open-drain mode 0 General thrust Strong 0.34V thrust 10mA 0.66V 0.20V 0.35V 20mA 1.04V 0.52 V 30mA 1.70V 0.68 V 40mA 0.88 V 50mA -1.14 V 60mA -1.44 V 70mA 1.93V 80mA

P.5 inside IRC Temperature drift characteristicsQ(reggrence temperature

temperature	Typical range value				
	Minimum value		Maximum value		
		-1.38% ~ +1.42%			
-40°C ~ 85°C					
-20°C ~ 65°C		-0.88%~+1.05%			

P.6 Low voltage reset

°C⁾ 25

threshold voltage (test temperature level voltage

.Technical support₁₉₈₆₄₅₈₅₉₈₅

Selection consultant₁₃₉₂₂₈₀₅₁₉₀

	Minimum value	Typical value	Maximum value
POR		(measured value) (1.69V~1.82V)	
LVR0		2.0V (1.88V~1.99V)	
LVR1		2.4V (2.28V~2.45V)	6
LVR2		2.7V (2.58V~2.76V)	
LVR3		3.0V (2.86V~3.06V)	

Schoo

Q^{Appendix} Application precautions

Q. 1 about STC12H series IO Precautions for mouth

- STC12H Series of chips^o Mouth, except Download ports_{3.0} and P_{3.1} Outside, the rest The initial after the port is powered of The modes are all high-impedance input modes, and the user cannot directly output the level, so the user must use two registers to^{and} hitialize the corresponding mode at the place where the program is initialized in order to use it normally. PXM0 PXM1
 STC12H All series of chips The port can be set as the two-way port mode, strong push-pull output mode, and open-terms of the place where the program is initialized in order to use it normally. PXM0 PXM1
- Ochaigh imgeness chips with note be addition carry special Mouth mode, such a Port, serial port, Mouth and SPI
 Port, the user must set the corresponding port to the appropriate mode
- 4. by himself.⁴If effathle opin is a reset pin, the reset level is low
- ^{5.}, pay special attention: Due to all the series STC12H I/O (Except ISP)
 Outside) After power-up, it is a high down Resistance input mode,
 The astual situation is The actual situation is The mouth, for all unused external floating of Allsneed to be set as a two-way port,
 And fix the output high level. Especially for those The pin of the chip, because there are some pins and ports inside the who are not wired to the external pins, so these are low in a floating state, and this part also needs to be set to prevail. 1/O
- 6. STC12H series A Version chip 1/0 The port is interrupted. After testing, it is found that there is a problem. Please do not

RAppendix_{QFN/DFN}

Welding method of packaged components

STC In the packaging form of the product, the more popular ones have **beam** addddDFN Encapsulation. Due to this The pins of the chip in the form of a package are at the bottom of the chip, and it is difficult to weld manually. There are small companies on the market that specialize in welding engineering samples, which can undertake engineerin If the user needs to weld by himself, please refer to the welding method below.



- 1, First of all, you need to prepare the following tools: electric soldering iron, hot air gun, tweezers, fixing
- 2. frame and other tools . The plates and chips that need to be welded are as followsPicture below: PCB



3. First tin the pad of the chip on the board :



4. Then put tin on the bottom of the chip. After this is finished, flatten it to minimize the tin, but not without it.

Car gauge Design company

Technical support

Selection consultant



5. Adjust the temperature of the hot air gun? and the vactual gree, because the quality of the air gun is not the same, acc air outlet is probably adjusted in the actual situation.



Put the chip on the pad, be sure to put it upright, and then blow it with a hot air gun at an even speed until the tin melts, generally within seconds. 20



7. Tin the chip side pins with a soldering iron

Selection consultant 13922805190



8. The effect after the welding is completed





About whether to bake before reflow soldering $s^{\mbox{\sc Appendix}}$

According to the international moisture sensitivity level ($_{\rm 3\,MSL3}$

) According to the requirements of the specification, after the **WinDrcboups**nents are disa 7 Within days, the reflow soldering patch must be completed, and if it is not completed, it must be baked at high temperature again.

Plastic pipe can't with standhigh temperature of more than degree to the solder the sold

Otherwise, it will not be able to be reproved platetic tablewith derigg.temperature of more than one degree^c in a metal tray and bake it aga You can do it in an hour

LQFP/QFN/DFN Pallet capacity At a high temperature of more than degree **Betators on participation get betators on participation of the soldering in the soldering is a soldering in the soldering in the soldering in the soldering is a soldering in the soldering is a soldering in the soldering in the soldering is a soldering in the soldering in the soldering is a soldering in the soldering in the soldering is a soldering in the s**

Schoo

- 1025 -

TAppendix How to use a multimeter to detect the chip Good or bad mouth

According to the international moisture serveritority interved (hest equirements of the specification, after the SMD components are disa 7 Within days, the reflow soldering patch must be completed, and if it is not completed, it must be baked at high temperature again. If t Reflow soldering, the metal wire inside the chip may be pulled off due to uneven heating inside and outside the chip, and the final phen Mouth damage.

STC When the microcontroller is designed on Theoretian mouths Separately to The protection diode, with Wanhe vcc GND The measurement can be made with the diode monitoring file of the meter? You hear using the pins. Use a multimeter to measure method to make a simple judgment as follows (note: A digital multimeter is used here)

First, adjust the multimeter to the diode detection gear, the chip under test does not need to be powered, and the multimeter's Red watch per under test pin, The black meter pen measures each port in turn. If the parameters displayed by the multimeter are left and right, it means

to I/O GND The protection diode is normal, that is, the wire is intact, if the displayed patrameters therewiring inside the chip Has been pulled off.

The above method is a method of detecting the wiring situation inside the chip.

In addition, if there is no protection circuit on the pins of the MICROCONTROLLER on the user board, overcurrent or overvoltage Burned out. In order to detect whether the pin is burned out, in addition to **Usting** the badyeadd the theterotection diode, you also nee The protection diode detected by the detection port. The method of using the multimeter to detect the protection diode from the port is

First, adjust the multimeter to the diode detection gear, the chip under test should not be powered, and connect the black meter pervective chip under test. pin,

^{1/O} Red watch penMeasure each port in turn. If the parameters displayed by the multimeter are left and right, it means that the inside of the 0.7v The protection diode received is normal. If the displayed parameter is, it means that this port of the chip has been damaged. vcc

Selection consultant₁₃₉₂₂₈₀₅₁₉₀

Mass production, how to eliminate the need for dedicate How to have no burning link

Mass production, you will be[®]βroduced[#]By Before the control board as the main control chip is assembled into the device, you MCU After the patch is completed to your control board, you must test the quality of your control board. Don't say

It is to raise the bar, not to engage in production. As long as the production is carried out, there will be false welding, short circuit, misla So after the patch comes back, you have to test it before assembling it into STC MCU The quality of the control board , the shell . You have to assemble the good ones and repair and rescue the bad ones.

Testing, mass production, there must be a test stand/Connect to ourU8W/U8W-Mini/STC-USBLink1offline burning tool below , and also connect to other control parts

 Pass
 USER-VCC
 P3.1
 GND
 Connect, ask the workers to turn on the power

 by
 S-VCC
 P3.0
 P3.1
 GND
 supply every time, don't you turn **The brighney est dupph** matically powers you

 STC
 STC
 STC
 STC
 STC
 STC

The cost of making a test stand for you ou Baittew Yuan, there are plexiglass, clamps, and thimbles.

¹ A worker management that tests whether your control tests as the second sec

Operation flow :

The control board is stuck to the test stand sto	
	The control board is stuck to the test stand sto

2, Will your MCU STC MCU The control board is stuck on the desperation on has been burned/Can't feel the burn

Recording time

3, Test test stand 1 On the STC Whether the function of the main control board is normal, it is normally placed in the normal district

district

 $_{_4}$, To the test stand _1 A new untested and unplanned control board on the card

, , Test the untested control board on the test stand, I don't know when the program was burned

out unknowingly, and the new one has not been tested.

Burning control board

Cycle stepidonetepto arrange burning personnel------

about $V_{\text{Kell}}^{\text{Appendix}}$ software $_{0xFD}$ Description of the problem

As we all know , $_{\mathrm{Keil}}$ Software	All versions of the c	compiler have one	e called
	and 8051		The problem is mainly manifested in the wo
The string garage contain a banded	Chinese characters ⁸⁰²⁵ The software	e will skip at comm	pile Aind egarbled code appears.
Otherw	ise the official ^o response	this Oxfe The charac	ter en ce din g or internal use by the compiler, so
If included in the code ^{0xfd} is: whe	n the string, $_{_{0xfd}}$ Will be automaticall	ly skipped by the	compiler ³ ,
The official solution: with	Add one after the	e encoded Ch i nesi	elutitasacteor.example :
<pre>printf ("mathematics");</pre>	//Keil will display gar	bled code when p	printing after
printf ("number")\xfd Learn");	compilation //The dis	splay is normal	
The "\xfd" here is standard C	The escape character in the code, "	"\x" means ¹ ~ ² T	he charact é rs alæ xadecimalx id/male le
Show will16 Hexadecimal Oxforber the subsec	juent insertion into the string.		
Since the Chinese character	r encoding of "number"pile time, F	D will be added	Compile into the target file, then skip, and only
manually supplemented by escap	oerchartacterts, son dilentorie is recom	OxCAFD	add CA , so that it can be displayed normally.
Find the There are many pate	hes on the Internet, basically only for	The software is	effective. The method of patching is in the executable
key code in 0xFD the old version of [8	0 FB FD], and modified to [80 THE FE y co	de found by this r	modification method is too simple and easy to modify
To other unrelated places, resulting	in inexplicable problems when the	compiled object f	file is running.
Therefore, when the string in the co	de cibnetasiolsutheenfphowvidlegl Obyithes of	ificiaa wiiiris,ei resol	treanmended to use Keil
GB2312 In, including ^{4xfd} Co	oded ChineseThe words are as follo	ows :	
In addition to waiting for	the spy, Er captured Gengguo,	, accumulated a	arrows, embers,
Junkui , the cage, slowly	condensing the pipa, driving t	three liters of w	vater,
she listened to the dellos	othe the Adencau, sthe infit balaction	est öft Sepiziha Zho	engzhu
ze Xian Kai obliterate upo	n brood over WAN Cong Qian	Surin	
San bashfulness nervous	Jair Quan wheat Jia tall mites	簖 elixirs	
Goblet of bream snoring In The characters of the	ا addition , _{Keil} of the project path name carinot c o r	ondahènd NQAmidesse cha	aract er s, ditherswifte vare will not compile this correctly
project.			

WAppendix How to use STC-ISP

Download software production and editin

EEPROM file

Open any version^{STC-ISP} Download the software and selecting the data window, as shown below THEN #19/FEXCE 工具门 得道出 来时间的思想的 王行声量广制的 资料干预(2) Singellad Channe Logish 古州語明 STEARDAL * STEPPINE * 西洋文字 INNOVER (日本日本 1000年 1000 ·扫描性目 ITTE-ROB Lookel RTRO KTRONI + 1 第1284年 2460 + 第第284年 (15201 +) 村开境察察中 to also in the second the statistical second 2 主文下就重要相比这种体也呢。 2. 本次下就透透過节1%%年 输入用户管理合行行的DOC用面 11-0592 + Mit 》每在高时大增的424以上建545条) 设置将产业的现在中 0.0 5 + 10上电量过程的转移输行 2 使物间用作动口 2 元许希古诺拉 做让系统计数1 校課他家 cause 和影响 mone DOM服用 算空空场 保存共同 就EN9%E LORY + LOGISH STORY DIVERSION 式具造具 ITTSARSON 关于自己外的重要问题 AL SAULT BU а, 重采用品 下班/编程 1812 重要到时间。他…… 也确如此出资 革助 2 与太下机能都重新活动和研究时 建聚水粉 无辞 -全市近田记事 法用近日的局 法现本有限委员 深 植肉目 成为计会 400 家菜 目出目的交付受受时间终亲有本发进下数如今

When a black rectangular cursor appears, you can enter **Henaduality**al data, including hillinbers _{A-F}(Universal case) After the data input is complete, click the "Save Data" button to save^{lata}

文件(1) 開始(1数(0) 工具(1) 符	國利 弗拉伯姓德里	图0 EtcF站CB(D) SHIM(D) Simplified Chinese English					
SHER STORAGEN	- 5 300 (a.u.s. +	- ARCAL SHOWER BEAR FROM FOR STRATE	1.4				
8880 m-100 tool 100 0	mai +	E FRANCE LL AN AN TH AN IT AN IT AN	12				
新台,1249年 2460 + 新潟安	· 102211 #412						
20学校社 20 次社 20 学社 20 学社							
SET AN MALLARINE, MITCH	EGHN INFLAIS						
 第二次下記意思議論:115%年 第二次下記意思議論:115%年 第二次目前,前日第二次回答:11 第二次目前,前日第二次回答:115%年 第二次目前,而日前,前日,前日,前日,前日,前日,前日,前日,前日,前日,前日,前日,前日,前	600 + FAL 61 5 • • • •	*					
FROND 91	1999 1999	Served Son, man all the literation of the server of the server with the server of the					
Plast the argenter min 214	- 11. 01.14	á <u> </u>					

x^{Appendix} Can the MCU provide bare core?

 $\ensuremath{^Q}$: Can the single chip microcomputer provide bare core?

A : Bare core is not available for the time being. If you need a Small chip area, you can use it QFN48 And other small volumes package

School

YAppendix_{STC12H}

Replaced by a series of mignocontrollers

Series of precautions

Single chip microcomputer instructions

 Series of instruction2codes and
 The series is exactly the same, \$6^{12C56/54}
 Series of code shifts

 Planted to
 On, the operation is still correct, but stc12H stc13 the command speed ratio of the series
 The series should be fast,

 STC12C56/54
 The command system of the series
 Series of the series
 The series should be fast,

 order , STC-Y6
 Most of the instructions in the series only need one took series is an instruction delay code in the user code,



Operating voltage

 STC12H
 The series is a wide-voltage chip, and the operating/voltage/541.9V
 Series and

 series , 3V
 range is the operating voltage range of the chip. 2.4V
 operating voltage range of the chip. 3.5V

 series , 3V
 $a_{3,6V,5V}$ voltage range of the chip. 2.4V
 series are divided into 3.5V

 2.6V, 5V
 voltage range of the chip is
 $a_{5,5V3V}$

 Low voltage detection

STC12H Inside the series The low voltageld atticitian \$\$554 Two levels of series bits are optional.

Technical support

System clock source

STC12C56/54

stc12H The series system clock can be internal, high 5 been and the hard water stele all the series can only be downloaded when the hard water stele all schystaltes call at or.

Internal expansion

STC12H Series internal expansion^r 1K ^{byte}, STC12C56/54 Series internal expansion^r 512 ^{byte}

I/O mouth

After the series of microcontrollens avaetheonverseloon, The series is different. Series list STC12C56/54 STC12H STC12H STC12C56/54 The series is different. STC12C56/54 Series of single chip microcompu I/O After the series of microcontrollers with powered en and 8051 Download foot have I/O Series of microcolftrolleraddition tosp P3.0/P3.1 1/0 TERcept for the two-way port mode, all the rest The port is in high impedance input mode after power-upAndraditional stc12c56/54 mode and here there entry of the low of the Motor or Light, so there will be a moment when the microcontroller is powered divisiting shotor, will move orystem column After power-up, it is a high-impedance input mode, which can avoid this kind of malfunction of the motor and the motor. LED

 Due to
 Strip
 Series of microcontrollieraddition tion
 Download foot
 Except for the two-way port mode, the remaining por

 The ports are all high-impedance input modes after power-tip, so where the series rests to the outside world. 1/0
 You must first use the operating mode of the two register pairs to set it. PxM0 PxM1 1/0
 Except for the two-way port mode, the remaining por

Reset foot

series STC12H The mouth is generally regarded as **bisdid ary the deponding** when state is the reset pin of the microcontroller is infoot). When it is the reset pin function port is the reset pin of the microcontroller is infoot). The mouth is high, the reset state is released by the mcu. State when the reset pin is high, the microcontroller is in the reset state, the microcontroller releases the reset state when the level is low.

So when the user enablesThe reset pin function of the port requires attention to the reset level.

EEPROM

 Series of FRREM
 Related special function registers and Incompatible. In addition, erasure and programming,

 The waiting time setting is also different.
 Use register stc12C56/54
 of IAB#200NIR
 Setting, setting is just a general

 Frequency range value ,
 A new register has been added to the series
 address :
 address :
 address :

 Waiting time for erasure and programming, And the use/ustaseedtto be based on The ovorkintg frequency, fill the diffectly
 need to calculate, that is, the hardware will automatically calculate operating frequency of sonly need to
 IAP_TPS

 the waiting time. (For example: just fill in the current one) 24
 24

Timer

STC12H	$_{5}$ The series has	Bit timer, ^s	STC12C56/54	There are only two timers.	
STC12H	The series of tim	er and timer mo	des are ₀₁₁₆	Bit automatic reload mode, and 2C56/54	series
The timer o	And the mode of th	e timer is the bit	does not autor	natically reload mode. 1013	
STC12H		ls	an unshielded	interrupt Bit automatic reload mode, and 2C56/54	
Series of time	er $_0$ The pattern of	The timer			
	of	the mode series	is dual ⁰³ Bit tin	ner mode.	

- 1032 -

Car gauge Design company

mpany Technical s

Technical support₁₉₈₆₄₅₈₅₉₈₅ Selection consultant₁₃₉₂₂₈₀₅₁₉₀

serial port

The series has two serial ports, stc12H only StC12C9094(StC12H) The highest baud rate of all serial ports in the series is a Reach the system frequency₄, stc12c56/T₄he fastest system frequency can only be clocked /16°

ADC

Series of Series and Streff 4 ADC_CONTR ADC_RESL3 ADC_RES' Register address Two new registers have been added to the series : and ADCTIM[®] Incompatible._{STC12H} ADCCFG seriesstart ADC $_{BIT3}\text{,}$ and Conversion^{DC_START} Located in the registers of STC12C56/54 The series is located in ADC_CONTRoit of BIT6 STC12H STC12C56/54 Conversion completion-flag Located in the register of $_{BIT4}\text{,}$ and STC12H The series is located in ADC^{ADC}_CONTR of BIT5 The speed control SPSED Located in the register BIT6-BIT5, and STC12C56/54 of STC12H series ADC The series is located in ADCCFG of BIT3-BIT0 Alignment control bit of the conversiduocated in the register of BIT5, and STC12C56/54 STC12H of BIT5 Located in DCCFG bits of series series RESFMT A more accurate one has been added to the series. Conversion timing control mechanism, through the Segister STC12H

PCA/PWM/CCP

 STC12H
 The group of the CP
 The first 0-2
 The address of the special function register of the group the divide STC12C56/54

 Content, but the sestes is not compatible ,
 The first 3
 and the group register are defined in the area, The first SPR STC12H

 The device is defined in xFR
 StC12H
 The first 3

STC12H Series of PWM 6 Mode can output bits bit/8 bit/10 bit PWM STC12C56/54 Series can only be fixed output out 8 bit.

SPI

 String
 Series of
 SPI
 The address and speed control of
 Incompatible.

 the relevant special function registers 16, STC12C56/54

 Series of STC12H SPI
 Series of STC12H SPI

 Adv/8
 STC12C56/54

 Series of STC12H SPI

 Adv/8
 STC12C56/54

 Series of STC12H SPI

 Adv/8
 STC12C56/54

 Series of STC12H SPI

 Adv/128

 The control is the system clock, , /16⁺ /64⁺ /128

Watchdog

STC12H Series of watchdog-related special function register addresses and incompatible.

Z^{Appendix} Update record

2024/5/13

- 1. update USB The price of a
- 2. increase dual-serial chip stc-useThe production steps of the tool master chip

2024/4/30

1.	update	STC12H1K08	Series selection price
2.	update	STC12H1K08	list series pin diagram SOP16

2024/2/2

- 1. Add interrupt response instructions , add
- 2. QR code for small shopping malls
- ^{3.} Add the chip series name to each pin diagramcalled
- ^{4.} Organize the structure of the document so that the register description is displayed
- ^{5.} on the same page as much as possible. Correct the clerical errors in the document
- ⁶ and add a description of the process of power-up in the clock chapter. MCU

2023/11/24

5.

7

9.

- 1. The cover of the manual adds the QR code of the small mall
- 2. , and the catalog title is added to each package of the MCU
- ^{3.} series . Update the tool picture in each package picture
- ⁴. Update the description based on precautions.
 - I/O
- ⁶ Added to the introduction chapter of dual Serial **Gort chip**al serial port tool simulation and download schematic diagram
 - USB
- 8. Increase the use of tools and STC-USB Link1D
- Update simulation download instructions USB 10.
- Add a tool instruction chapter for killing two birds
 - with one stone, add a compiler introduction and project
- 2023/9/12 settings chapter , and a more selected price list
 - 1. Add MCU overview chapter
 - ^{2.} ,sadidpdownload flow chart
 - A schematic diagram of the download line is added
 - to the minimum system pin diagram 3.

2023/1/10

Add forum link 1

2. Update reference circuit diagram description

2022/12/23

1. update I2C Slave code sample program (improve code compatibility)

2022/11/14

^{1.} ISP Download the capacitor in the reference circuit diagram and it is the capacitor is it uniformly

2022/10/31

- 1. Increase the Use and increase Download the reference circuit diagram tool to proceed ISP
- ^{2.} the software simulation^{Proceed ISP} Downloaded reference circuit diagram

2022/9/21

- 1. Fixed typos in the comparator
- 2. chapter, updated the official website,
- ^{3.} updated the selection price list, added
- ^{4.} advanced application chapters

Added the chapter on mandatory digital signature instructions for turning off the driver s.

2022/3/9

- 1. Correct clerical errors in the document
- 2. Update the list of special function registers Series only PIIE and P2IE)
- ^{3.} Update application precautions regarding port interruption *v*o

2021/12/17

1. Correct timer 2/3/4 The timing calculation formula

2021/10/29

- L Correct typos in the document
- ^{2.} and add pin diagrams sop16

2021/8/26

1. correction_{ADC} Annotation error in the chapter sample program

2021/6/26

^{1.} Fixed the wrong name of the crystal oscillator pin port

- 1035 -

n company Teo

2021/5/10

- 1. increase ADC Power switch delay description
- 2. Increase use The first ADescription of the principle and calculation formula of the input voltage of the external channel of the cha
- 3. Modify the maximum available for some errors description of size FLASH
- ^{4.} Increase timer^{2/3/4} Description of the interrupt flag

2021/2/26

- 1. Add relevant simulatiorDownload instructions
- ^{2.} Add timer, timer, timer₄ Bit clock prescaler register description 38

2021/2/4

Reset the initial value of the register

CLKDIV correction 1

- Add a description of the initial value of the special function register
- 2. Add the application reference circuit diagram under the pin diagram

2020/11/25

- 1. Correct errors in some sample programs
- ^{2.} , update the sample price list, correct
- ^{3.} the description error in the document

2020/10/16

Reference price of series of microcontrollers

STC12H update 1.

Description of increasing the load capacitance of the external crystal oscillator circuit 2

2020/9/23

1. create STC12H

Series of single chip microcomputer technical reference manual document

Standard sales contract for this series of products

one. Product quality standards: the goods are brand New and Quality standards with

Two. Supplier responsibility: In the case of quality problems of the supplier, after confirmation by both parties, the buyer will return the chip, for each replacement, and the warranty will be one year. Three. Buyer's responsibility :

- ^A, Acceptance: At the time of express delivery, the buyer confirms that the quantity is correct, no chips are scattered, no pins are defor Then sign for it. If there is an abnormal buyer who cannot sign for it, the courier company shall bear the responsibility. Once the buye acknowledges that the supplier has completed the order as required, and there is no longer any other joint and several liability. Stor
- ^B to the international humidity sensitivity (_{3 MSL3}) According to the requirements of the specification, after the SMD components are disa 168 Within hours , LQEP/QEN/DEN Pallet capacity At a high temperature of more than degrees,
 - **TWEWEINSAMENTALIZED SET UP OF CONTRACTOR OF**

Since the goods returned by customers often contain products of unknown origin, and the original SMD device is disassembled and va Complete the reflow soldering patch process within hours and days.

Our company has no production capacity to re-test the returned devices in detail and then re-bake them. We are unable to evaluate the returned by customers. In order to ensure the interests of all customers, once the products are shipped out of the warehouse, they will to ensure quality and ensure the safety of all customers..

Four. Dispute resolution method: If this contract is not exhaustive or there is a dispute, the two parties shall negotiate and resolve it. If the ne supplier's location. V. Other terms: The contract is in duplicate. It will take effect from the signing of both parties. If the supplier is unable to supplier shall promptly notify the buyer and renegotiate the relevant matters of this contract, and the buyer shall be exempted from the oblig included in this contract may be included in detail in the attachment to the contract.

Six. This contract can only take effect after the representatives of both parties sign it and the payment is received.

 $_{\pm 0.2}$ /Meta film

Remarks: In case of special circumstances, the model purchased by the buyer must be replaced with other models, and the supplier also ag Hourly high temperature baking n on Turn on 13

2, Boot test RMB500 Once ,

Product authorization letter

To: Jiangsu Guoxin Technology Co., Ltd.

The intellectual property rights of STC12H series products belong to Shenzhen Guoxin Artic Intelligence Co., Ltd . Jiangsu Guoxin Technology Co., Ltd. is now authorized to engage in the proand sales of STC12H series products in China.



Independent property rights, controllable production

Shenzhen Guoxin Artificial Intelligence Co., Ltd. is a wholly-owned enterprise in the mainland of the of China and operates independently in accordance with Chinese laws and regulations. Its registered add No. 1 Qianwan 1st Road, Qianhai Shenzhen-Hong Kong Cooperation Zone , Shenzhen.

The devices described in this manual are independently developed in China and have independent intellectual property rig

Product coreR&D is in China, with all design capabilities such as chip design, packaging desi reliability design, device simulation, and process simulation; the core R&D team members and leac are all composed of personnel in China, including the leader of the R&D team. The R&D experience long-term, long-term, long-term, long-term, long-term, long-term, long-term, Stable follow-up suppo

Copyright, etc.

Wafer manufacturing: The wafer manufacturing and processing after the design of this device is completed, in the mainlan

The processing and manufacturing of the domestic FAB is completed, and it is subject to the mana control of the laws and regulations of the People's Republic of China, and it is completely controlla

Packaging manufacturing: The packaging manufacturing of this device after the design is completed is in the mainland of the processing of the packaging factory is completed, and it is subject to the management, supervision and control of the laws a

Test: The test after the design of this device is completed, the test will be completed in the mainland of the People's Repub Subject to the management, supervision and control of the laws and regulations of the People's Republic of China, it is completel

All the key processes of this device are completed on our own production line, and it can be supplied for a long time without the trouble of being cut off.

Hereby explain.

