

```

sfr      P1M0      = 0x92;
sfr      P0M1      = 0x93;
sfr      P0M0      = 0x94;
sfr      P2M1      = 0x95;
sfr      P2M0      = 0x96;
sfr      P3M1      = 0xb1;
sfr      P3M0      = 0xb2;
sfr      P4M1      = 0xb3;
sfr      P4M0      = 0xb4;
sfr      P5M1      = 0xc9;
sfr      P5M0      = 0xca;

```

```

sfr      P2M0      = 0x96;
sfr      P2M1      = 0x95;

```

```

void delay ()

```

```

{

```

```

    char i;

```

```

    for (i=0; i<20; i++);

```

```

}

```

```

void main()

```

```

{

```

```

    P0M0 = 0x00;

```

```

    P0M1 = 0x00;

```

```

    P1M0 = 0x00;

```

```

    P1M1 = 0x00;

```

```

    P2M0 = 0x00;

```

```

    P2M1 = 0x00;

```

```

    P3M0 = 0x00;

```

```

    P3M1 = 0x00;

```

```

    P4M0 = 0x00;

```

```

    P4M1 = 0x00;

```

```

    P5M0 = 0x00;

```

```

    P5M1 = 0x00;

```

```

    unsigned char v;

```

```

    P2M0 = 0x3f;

```

```

//P2.5~P2.0

```

Initialized to open-drain mode

```

    P2M1 = 0x3f;

```

```

    P2 = 0xff;

```

```

    CMPCR2 = 0x10;

```

```

    CMPCR1 = 0x00;

```

```

//The comparator result output pin is

```

```

    CMPCR1 &= ~0x08;

```

```

//P3.7 for CMP+ The reference signal

```

```

    CMPCR1 &= ~0x04;

```

```

//inside L191 source of the input pin is input pin

```

```

    CMPCR1 &= ~0x02;

```

```

//Disable comparator output

```

```

    CMPCR1 |= 0x80;

```

```

//Enable comparator module

```

```

while (1)

```

```

{

```

```

    v = 0x00;

```

```

//voltage <2.5V

```

```

    P2 = 0xfe;

```

```

//P2.0output 0

```

```

    delay();

```

```

    if (! (CMPCR1 & 0x01)) goto ShowVol;

```

```

    v = 0x01;

```

```

//voltage >2.5V

```

```

    P2 = 0xfd;

```

```

//P2.1output 0

```

```

    delay();

```

```

        if (! (CMPCR1 & 0x01)) goto ShowVol;
        v = 0x03;                                //voltage >3.0V
        P2 = 0xfb;                               //P2.2output 0
        delay();
        if (! (CMPCR1 & 0x01)) goto ShowVol;
        v = 0x07;                                //voltage >3.5V
        P2 = 0xf7;                               //P2.3output 0
        delay();
        if (! (CMPCR1 & 0x01)) goto ShowVol;
        v = 0x0f;                                //voltage >4.0V
        P2 = 0xef;                               //P2.4output 0
        delay();
        if (! (CMPCR1 & 0x01)) goto ShowVol;
        v = 0x1f;                                //voltage >4.5V
        P2 = 0xdf;                               //P2.5output 0
        delay();
        if (! (CMPCR1 & 0x01)) goto ShowVol;
        v = 0x3f;                                //voltage >5.0V

ShowVol:

P2 = 0xff;

P0 = ~v;
    }
}

```

Assembly code

The test operating frequency is
11.0592MHz

CMPCR1	DATA	0E6H
CMPCR2	DATA	0E7H
P2M0	DATA	096H
P2M1	DATA	095H
P1M1	DATA	091H
P1M0	DATA	092H
P0M1	DATA	093H
P0M0	DATA	094H
P2M1	DATA	095H
P2M0	DATA	096H
P3M1	DATA	0B1H
P3M0	DATA	0B2H
P4M1	DATA	0B3H
P4M0	DATA	0B4H
P5M1	DATA	0C9H
P5M0	DATA	0CAH
	ORG	0000H
	LJMP	MAIN
	ORG	0100H
MAIN:		
	MOV	SP, #5FH
	MOV	P0M0, #00H
	MOV	P0M1, #00H
	MOV	P1M0, #00H
	MOV	P1M1, #00H
	MOV	P2M0, #00H
	MOV	P2M1, #00H
	MOV	P3M0, #00H

```

MOV          P3M1,#00H
MOV          P4M0,#00H
MOV          P4M1,#00H
MOV          P5M0,#00H
MOV          P5M1,#00H

MOV          P2M0,#00111111B      ;P2.5~P2.0      Initialized to open-drain mode
MOV          P2M1,#00111111B
MOV          P2,#0FFH
MOV          CMPCR2,#10H          ;The comparator result is passed to a debounce clock
MOV          CMPCR1,#00H
ANL          CMPCR1,#NOT 08H     ;P3.7 for CMP+ The reference signal
ANL          CMPCR1,#NOT 04H     ;inside 1.19V source of the input pin is input pin
ANL          CMPCR1,#NOT 02H     ;Disable comparator
ORL          CMPCR1,#80H         ;Enable comparator

LOOP:
MOV          R0,#00000000B
MOV          P2,#11111110B      ;P2.0 output 0
CALL        DELAY
MOV          A,CMPCR1
JNB         ACC.0,SKIP
MOV          R0,#00000001B
MOV          P2,#11111101B      ;voltage >2.5V
CALL        DELAY
MOV          A,CMPCR1
JNB         ACC.0,SKIP
MOV          R0,#00000011B
MOV          P2,#11111011B      ;P2.1output 0
CALL        DELAY
MOV          A,CMPCR1
JNB         ACC.0,SKIP
MOV          R0,#00000011B
MOV          P2,#11111011B      ;voltage >3.0V
CALL        DELAY
MOV          A,CMPCR1
JNB         ACC.0,SKIP
MOV          R0,#00000111B
MOV          P2,#11110111B      ;P2.2 output 0
CALL        DELAY
MOV          A,CMPCR1
JNB         ACC.0,SKIP
MOV          R0,#00000111B
MOV          P2,#11110111B      ;voltage >3.5V
CALL        DELAY
MOV          A,CMPCR1
JNB         ACC.0,SKIP
MOV          R0,#00001111B
MOV          P2,#11101111B      ;P2.3output 0
CALL        DELAY
MOV          A,CMPCR1
JNB         ACC.0,SKIP
MOV          R0,#00001111B
MOV          P2,#11101111B      ;voltage >4.0V
CALL        DELAY
MOV          A,CMPCR1
JNB         ACC.0,SKIP
MOV          R0,#00011111B
MOV          P2,#11011111B      ;P2.4output 0
CALL        DELAY
MOV          A,CMPCR1
JNB         ACC.0,SKIP
MOV          R0,#00011111B
MOV          P2,#11011111B      ;voltage >4.5V
CALL        DELAY
MOV          A,CMPCR1
JNB         ACC.0,SKIP
MOV          R0,#00111111B
MOV          P2,#10111111B      ;P2.5output 0
CALL        DELAY
MOV          A,CMPCR1
JNB         ACC.0,SKIP
MOV          R0,#00111111B
MOV          P2,#10111111B      ;voltage >5.0V
CALL        DELAY
MOV          A,CMPCR1
JNB         ACC.0,SKIP
MOV          R0,#11111111B
MOV          A,R0
CPL         A
MOV          P0,A                ;P0.5~P0.0      Port display voltage
JMP         LOOP

DELAY:
MOV          R0,#20
DJNZ        R0,$
RET

```

END

STC MCU

16 IAP/EEPROM/DATA-FLASH

The series of microcontrollers integrates a large-capacity internal EEPROM. The number of erasures is more than ten thousand times. It can be divided into several sectors, each of which contains

The write operation can only transfer the bytes in 1 Write as, when you need to put N bytes, you must execute the sector 0 Erase operation. The write operation is performed in The erase operation is based on the sector (512 bytes) 1 Carried out as a unit, and when the erase operation is performed to be retained in the target sector, read these data in advance to RAM Temporarily stored in, and then the saved data and the data that needs to be updated will be written back together after the erasure is complete

So in use EEPROM When, it is recommended that the data modified at the same time be placed in the same sector, not the data The same sector does not have to be full. The erasure operation of the data memory is performed in Bytes/sector (per sector

EEPROM It can be used to save some parameter data that needs to be modified during the application process and is not lost after power-off. EEPROM Perform byte reading, Byte programming, Sector erase operation. When the operating voltage is low, it is recommended not to To avoid the loss of sending data.

16.1 EEPROM Operating time

14 Read bytes: a system clock (using Command reading is more convenient and fast) MOVX

Bytes: approximately $\frac{1}{4}$ (The actual programming time is , But you also need to add state transition time and various control Signal control and HOLD Time) Erase sector (Bytes): Approximately $\sim 6ms$

EEPROM SETUP 51 The time required for operation is automatically controlled by the hardware, the Register only needs to set it correctly IAP_TPS = System operating frequency (The decimal part is rounded for rounding)

For example: the operating frequency of the system is Set to 22 then 22.118MHz, then IAP_TPS Set to 22 example: The operating frequency of the system is 5.5296MHz, then IAP_TPS set to 6

16.2 EEPROM Related registers

symbol	description	address	Bit address and symbol								Reset value
			B7	B6	B5	B4	B3	B2	B1	B0	
IAP_DATA	IAP Data register	C2H									1111,1111
IAP_ADDRH	IAP High address register	C3H									0000,0000
IAP_ADDRL	IAP Low address register	C4H									0000,0000
IAP_CMD	IAP Command register	C5H	-	-	-	-	-	-	CMD[1:0]		xxxx,xx00
IAP_TRIG	IAP Trigger register	C6H									0000,0000
IAP_CONTR	IAP Control register	C7H	IAPEN	SWBS	SWRST	CMD_FAIL	-	-	-	-	0000,xxxx
IAP_TPS	IAP Waiting time control register	F5H	-	-	IAPTPS[5:0]						xx00,0000

16.2.1 EEPROM Data register (IAP_DATA)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
IAP_DATA	C2H								

In progress: During the read operation, the command is read out after the data is stored in the register. During the write operation, before executing the write command, the data to be written is stored in the register, and then a write command is sent. Register independent.

16.2.2 EEPROM Address register (IAP_ADDR)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
IAP_ADDRH	C3H								
IAP_ADDRL	C4H								

The destination address register for read, write, and erase operations. Save the high byte of the address, Save the low byte of the address

16.2.3 EEPROM Command register (IAP_CMD)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
IAP_CMD	C5H	-	-	-	-	-	-	CMD[1:0]	

Operation command

00: Empty operation

01: Read EEPROM command. Read the destination address byte.

10: write EEPROM command. Write the byte where the destination address is located. **Note: The write operation can only write the target byte. Generally, when the target byte is not, it must be erased first.**

11: Erase EEPROM command. Erase the destination address Page (sector /512 Bytes). **Note: The erase operation will erase once Sectors (512 Bytes), the contents of the entire sector all become 0.**

16.2.4 EEPROM

Trigger register (IAP_TRIG)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
IAP_TRIG	C6H								

To trigger the register after the setting is complete Erase operation. After the operation is complete

The content remains unchanged. If you want to operate on the data of the next address next, you need to manually update the address register

Note: every time When operating, Write first then write , The corresponding command will take effect

After writing the trigger command you must be in the right position Return to normal state and continue execution

16.2.5 EEPROM

Control register (IAP_CONTR)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
IAP_CONTR	C7H	IAPEN	SWBS	SWRST	CMD_FAIL	-	-	-	-

IAPEN : Operation enable control bit

0: Prohibited Operation
1: Enable EEPROM operation

SWBS : The software resets to select the control bit, (it needs to be related to SWRST)

0: After the software is reset, the program will be executed from the user code : After the software is reset, the program will be executed from the system monitoring code area. 1: ISP

SWRST : Software resets the control bit

0: No action
1: Generate software reset

CMD_FAIL : EEPROM The operation failed status bit needs to be cleared by the software

Correct operation 0: EEPROM

1: EEPROM Operation failed

16.2.6 EEPROM

Waiting time control register (IAP_TPS)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
IAP_TPS	FSH	-	-			IAP_TPS[3:0]			

It needs to be set according to the

operating frequency, if the operating frequency is 12MHz, Set to 12; If the operating frequency is 24MHz, Set to 24

frequency is other frequencies, and so on.

16.3 EEPROM Size and address

STC12H

The series of microcontrollers are used to store user data inside.

Operation method: read, yes EEPROM

Write and erase, where the erase operation is performed in sectors, each sector Bytes, that is, every time the erase command is executed, it v Except for one sector, both reading data and writing data are operated in bytes, that is, only one byte can be read out or written every time a read or write command is executed .

STC12H

The internal read, write, and erase operations of EEPROM. There are two ways to access . Way and MOV C way-IAP The way is right


EEPROM

the series of microcontrollers are performed. Only be right MOV Read operations are performed, but write and erase operations ca

Whether it is used IAP The way is still MOV C Way to access EEPROM , First of all, you need to set the correct destination address. -IAP way

When the destination address is used EEPROM The actual physical addresses are the same. When they Start accessing, but to use 0000H MOV C

is read with a small offset from the slave address data, the destination address is based on the actual physical address, there is also a large pr instruction. The following is STC8H1K16 Take this model as an example, and the destination address will be described in detail :



STC8H1K16

STC12H1K16

The program space is Byte (0000h~3FFFh) ,

The space is (When the 0000h~2FFFh EEPROM 12K

Need to be right EEPROM the physical address when reading, writing, and erasing the unit, if is accessed, the purpose of the setting IAP

The target address is 1234h, you use the setting settings 12h · IAP_ADDR_12h, Then set the corresponding trigger command to 1234h

The unit has performed the correct operation. But if you use read EEPROM Unit, you must be in the 1234h. On the basis of 1234h


Plus the size of the space ROM 4000h, That is, it must be DPTR Set to 5234h, Before you can use MOV C The instruction is read.

Note: Due to the erasure method the operation is performed in bytes, so the low bit of the destination address set when performing the erasure It is meaningless. For example: when the erase command is executed, 1234H/1200H/13FFH/13FFH , The final erasure action is the byte is erased if the address is set to the same. 1200H~13FFH 512

Please refer to the table below. There will be differences in the size and access address for each model. The detailed size and address of the internals of different models

Model number	size	sector	IAP mode Read/write/erase		MOVC reads the start	
			start address	end address	address and the end address	address and the end address
STC12H1K08	4K	8	0000h	0FFFh	2000h	6FFFh
STC12H1K16	12K	24	0000h	2FFFh	4000h	6FFFh
STC12H1K24	4K	8	0000h	0FFFh	6000h	6FFFh
STC12H1K28	user-defined ⁽¹⁾					
STC12H1K33	User-defined ⁽¹⁾					

⁽¹⁾ : This is a special model, this model EEPROM The size is available in The user set it up by himself when downloading. As shown show :



Users can use it according to their own FLASH No more than 100,000 square meters are planned in the space needs throughout but need to pay attention. Always plan from the back to the front.

EEPROM For example: STC12H1K28 The physical address of this model is the last 28K , At this time, if the user wants to distinguish one of them, then EEPROM address of this model is the last 28K for FLASH , Of course, if the user uses IAP The way To access, the destination address is still start, to 0000h, 1FFFh The physical address is End, when using 5000h to 6FFFh To read, you need to read to start, to 6FFFh end.

16.4 Sample program

16.4.1 EEPROM Basic operation

C Language code

```

// The test operating frequency is
// 11.0592MHz.

#include "reg51.h"
#include "intrins.h"

sfr
    P1M1          = 0x91;
sfr P1M0          = 0x92;
sfr P0M1          = 0x93;
sfr P0M0          = 0x94;
sfr P2M1          = 0x95;
sfr P2M0          = 0x96;
sfr P3M1          = 0xb1;
sfr P3M0          = 0xb2;
sfr P3M3          = 0xb3;
sfr P4M1          = 0xb4;
sfr P4M0          = 0xc9;
sfr P5M1          = 0xca;
sfr P5M0

sfr IAP_DATA      = 0xc2;
sfr IAP_ADDRH     = 0xc3;
sfr IAP_ADDRL     = 0xc4;
sfr IAP_CMD       = 0xc5;
sfr IAP_TRIG      = 0xc6;
sfr IAP_CONTR     = 0xc7;
sfr IAP_TPS       = 0xf5;

void IapIdle()
{
    IAP_CONTR = 0;
    IAP_CMD = 0;
    IAP_TRIG = 0;
    IAP_ADDRH = 0x80;
    IAP_ADDRL = 0;
}

char IapRead(int addr)
{
    char dat;

    IAP_CONTR = 0x80;
    IAP_TPS = 12;
    IAP_CMD = 1;
    IAP_ADDRL = addr;
    IAP_ADDRH = addr >> 8;
    IAP_TRIG = 0x5a;
    IAP_TRIG = 0xa5;
    _nop_();
    dat = IAP_DATA;
    IapIdle();

    return dat;
}

function //close IAP
//Clear command register
//Clear trigger register
//Set the address to non- area
}

//Enable IAP
//Set waiting parameters
//Set up IAP Read command
Low address//Set up IAP
High address//Set up IAP
//Write trigger command
//Write trigger command
//read dataIAP
//close function
IAP

```

```

}

void IapProgram(int addr, char dat)
{
    IAP_CONTR = 0x80; //Enable IAP
    IAP_TPS = 12; //Set waiting parameters
    IAP_CMD = 2; //Set up IAP Write command
    IAP_ADDRL = addr; //Low address/Set up IAP
    IAP_ADDRH = addr >> 8; //High address/Set up IAP
    IAP_DATA = dat; //data/write IAP
    IAP_TRIG = 0x5a; //Write trigger command
    IAP_TRIG = 0xa5; //Write trigger command
    _nop_();
    IapIdle(); //close IAP function
}

void IapErase(int addr)
{
    IAP_CONTR = 0x80; //Enable IAP
    IAP_TPS = 12; //Set waiting parameters
    IAP_CMD = 3; //Set up IAP Erase command
    IAP_ADDRL = addr; //Low address/Set up IAP
    IAP_ADDRH = addr >> 8; //High address/Set up IAP
    IAP_TRIG = 0x5a; //Write trigger command
    IAP_TRIG = 0xa5; //Write trigger command
    _nop_();
    IapIdle(); //close IAP function
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;

    IapErase(0x0400);
    P0 = IapRead(0x0400); //P0=0xff
    IapProgram(0x0400, 0x12); //P1=0x12
    P1 = IapRead(0x0400);
    while (1);
}

```

Assembly code

The test operating frequency is
11.0592MHz

```

IAP_DATA      DATA      0C2H
IAP_ADDRH     DATA      0C3H
IAP_ADDRL     DATA      0C4H

```

```

IAP_CMD      DATA      0C5H
IAP_TRIG     DATA      0C6H
IAP_CONTR   DATA      0C7H
IAP_TPS     DATA      0F5H

```

```

P1M1      DATA      091H
P1M0      DATA      092H
P0M1      DATA      093H
P0M0      DATA      094H
P2M1      DATA      095H
P2M0      DATA      096H
P3M1      DATA      0B1H
P3M0      DATA      0B2H
P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H
P5M0      DATA      0CAH

```

```

ORG      0000H
LJMP     MAIN

```

```

ORG      0100H

```

IAP_IDLE:

```

MOV      IAP_CONTR,#0      ;function ,close IAP
MOV      IAP_CMD,#0       ;Clear command register
MOV      IAP_TRIG,#0      ;Clear trigger register
MOV      IAP_ADDRH,#80H   ;Will addressSet to non- area
MOV      IAP_ADDRL,#0
RET

```

IAP_READ:

```

MOV      IAP_CONTR,#80H   ;Enable IAP
MOV      IAP_TPS,#12     ;Set waiting parameters
MOV      IAP_CMD,#1      ;Set up IAP Read command
MOV      IAP_ADDRL,DPL   ;Low address;Set up IAP
MOV      IAP_ADDRH,DPH   ;High address;Set up IAP
MOV      IAP_TRIG,#5AH   ;Write trigger command (0x5a)
MOV      IAP_TRIG,#0A5H  ;Write trigger command (0xa5)
NOP
MOV      A,IAP_DATA      ;read dataIAP
LCALL   IAP_IDLE        ;close function
RET

```

IAP_PROGRAM:

```

MOV      IAP_CONTR,#80H   ;Enable IAP
MOV      IAP_TPS,#12     ;Set waiting parameters
MOV      IAP_CMD,#2      ;Set up IAP Write command
MOV      IAP_ADDRL,DPL   ;Low address;Set up IAP
MOV      IAP_ADDRH,DPH   ;High address;Set up IAP
MOV      IAP_DATA,A      ;data;write IAP
MOV      IAP_TRIG,#5AH   ;Write trigger command (0x5a)
MOV      IAP_TRIG,#0A5H  ;Write trigger command (0xa5)
NOP
LCALL   IAP_IDLE        ;close IAP function
RET

```

IAP_ERASE:

```

MOV      IAP_CONTR,#80H   ;Enable IAP

```



```

MOV     IAP_TPS,#12      ; Set waiting parameters
MOV     IAP_CMD,#3      ; Set up IAP Erase command
MOV     IAP_ADDRL,DPL   ; Low address; Set up IAP
MOV     IAP_ADDRH,DPH   ; High address; Set up IAP
MOV     IAP_TRIG,#5AH   ; Write trigger command (0x5a)
MOV     IAP_TRIG,#0A5H  ; Write trigger command (0xa5)
NOP
LCALL   IAP_IDLE        ; close IAP function
RET

MAIN:
MOV     SP,#5FH
MOV     P0M0,#00H
MOV     P0M1,#00H
MOV     P1M0,#00H
MOV     P1M1,#00H
MOV     P2M0,#00H
MOV     P2M1,#00H
MOV     P3M0,#00H
MOV     P3M1,#00H
MOV     P4M0,#00H
MOV     P4M1,#00H
MOV     P5M0,#00H
MOV     P5M1,#00H

MOV     DPTR,#0400H
LCALL   IAP_ERASE
MOV     DPTR,#0400H
LCALL   IAP_READ
MOV     P0,A             ;P0=0FFH
MOV     DPTR,#0400H
MOV     A,#12H
LCALL   IAP_PROGRAM
MOV     DPTR,#0400H
LCALL   IAP_READ
MOV     P1,A             ;P1=12H

SJMP   $

END

```

16.4.2 use MOVc read EEPROM

c Language code

// The test operating frequency is 11.0592MHz

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```
sfr
```

```
 sfr P1M0      P1M1      = 0x91;
```

```
 sfr P0M1      = 0x92;
```

```
 sfr P0M0      = 0x93;
```

```
 sfr P2M1      = 0x94;
```

```
 sfr P2M0      = 0x95;
```

```
 sfr P3M1      = 0x96;
```

```
 sfr P3M0      = 0x97;
```

```
sfr      P3M0      = 0xb2;
sfr      P4M1      = 0xb3;
sfr      P4M0      = 0xb4;
sfr      P5M1      = 0xc9;
sfr      P5M0      = 0xca;
```

```
sfr      IAP_DATA   = 0xC2;
sfr      IAP_ADDRH  = 0xC3;
sfr      IAP_ADDRL  = 0xC4;
sfr      IAP_CMD    = 0xC5;
sfr      IAP_TRIG   = 0xC6;
sfr      IAP_CONTR  = 0xC7;
sfr      IAP_TPS    = 0xF5;
```

```
#define      IAP_OFFSET      0x4000H
```

```
//STC12H1K16
```

```
void IapIdle()
```

```
{
```

```
    IAP_CONTR = 0;
    IAP_CMD = 0;
    IAP_TRIG = 0;
    IAP_ADDRH = 0x80;
    IAP_ADDRL = 0;
```

```
function //close IAP
//Clear command register
//Clear trigger register
//Set the address to non-area
```

```
}
```

```
char IapRead(int addr)
```

```
{
```

```
    addr += IAP_OFFSET;
    return *(char code *)(addr);
```

```
//use MOVC read EEPROM
//use MOVC Read data
```

Need to add the corresponding offset

```
}
```

```
void IapProgram(int addr, char dat)
```

```
{
```

```
    IAP_CONTR = 0x80;
    IAP_TPS = 12;
    IAP_CMD = 2;
    IAP_ADDRL = addr;
    IAP_ADDRH = addr >> 8;
    IAP_DATA = dat;
    IAP_TRIG = 0x5a;
    IAP_TRIG = 0xa5;
    _nop_();
    IapIdle();
```

```
//Enable IAP
//Set waiting parameters
//Set up IAP Write command
Low address/Set up IAP
High address/Set up IAP
data/write IAP
//Write trigger command
//Write trigger command
//close IAP function
```

```
}
```

```
void IapErase(int addr)
```

```
{
```

```
    IAP_CONTR = 0x80;
    IAP_TPS = 12;
    IAP_CMD = 3;
    IAP_ADDRL = addr;
    IAP_ADDRH = addr >> 8;
    IAP_TRIG = 0x5a;
    IAP_TRIG = 0xa5;
    _nop_();
    IapIdle();
```

```
//Enable IAP
//Set waiting parameters
//Set up IAP Erase command
Low address/Set up IAP
High address/Set up IAP
//Write trigger command
//Write trigger command
//
//close IAP function
```

```
}
```

```
void main()
```

```

{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;

    IapErase(0x0400);

    P0 = IapRead(0x0400); //P0=0xff
    IapProgram(0x0400, 0x12);
    P1 = IapRead(0x0400); //P1=0x12

    while (1);
}

```

Assembly code

The test operating frequency is
11.0592MHz

```

IAP_DATA      DATA      0C2H
IAP_ADDRH     DATA      0C3H
IAP_ADDRL     DATA      0C4H
IAP_CMD       DATA      0C5H
IAP_TRIG      DATA      0C6H
IAP_CONTR     DATA      0C7H
IAP_TPS       DATA      0F5H

IAP_OFFSET EQU      4000H           ;STC12H1K16

P1M1          DATA      091H
P1M0          DATA      092H
P0M1          DATA      093H
P0M0          DATA      094H
P2M1          DATA      095H
P2M0          DATA      096H
P3M1          DATA      0B1H
P3M0          DATA      0B2H
P4M1          DATA      0B3H
P4M0          DATA      0B4H
P5M1          DATA      0C9H
P5M0          DATA      0CAH

                ORG      0000H
                LJMP     MAIN

                ORG      0100H

IAP_IDLE:
                MOV      IAP_CONTR,#0           function ;close IAP
                MOV      IAP_CMD,#0           ; Clear command register
                MOV      IAP_TRIG,#0         ; Clear trigger register
                MOV      IAP_ADDRH,#80H      ; Set the address to non-area

```

```

MOV      IAP_ADDRL,#0
RET

IAP_READ:
MOV      A,#LOW IAP_OFFSET      ;use MOV read EEPROM      Need to add the corresponding offset
ADD      A,DPL
MOV      DPL,A
MOV      A,@HIGH IAP_OFFSET
ADDC     A,DPH
MOV      DPH,A
CLR      A
MOVC     A,@A+DPTR              ;use MOV      Read data
RET

IAP_PROGRAM:
MOV      IAP_CONTR,#80H        ;Enable IAP
MOV      IAP_TPS,#12           ;Set waiting parameters
MOV      IAP_CMD,#2           ;Set up IAP Write command
MOV      IAP_ADDRL,DPL        ;Low address;Set up IAP
MOV      IAP_ADDRH,DPH        ;High address;Set up IAP
MOV      IAP_DATA,A           ;data;write IAP
MOV      IAP_TRIG,#5AH        ;Write trigger command (0x5a)
MOV      IAP_TRIG,#0A5H       ;Write trigger command (0xa5)
NOP
LCALL   IAP_IDLE              ;close IAP function
RET

IAP_ERASE:
MOV      IAP_CONTR,#80H        ;Enable IAP
MOV      IAP_TPS,#12           ;Set waiting parameters
MOV      IAP_CMD,#3           ;Set up IAP Erase command
MOV      IAP_ADDRL,DPL        ;Low address;Set up IAP
MOV      IAP_ADDRH,DPH        ;High address;Set up IAP
MOV      IAP_TRIG,#5AH        ;Write trigger command (0x5a)
MOV      IAP_TRIG,#0A5H       ;Write trigger command (0xa5)
NOP
LCALL   IAP_IDLE              ;close IAP function
RET

MAIN:
MOV      SP,#5FH
MOV      P0M0,#00H
MOV      P0M1,#00H
MOV      P1M0,#00H
MOV      P1M1,#00H
MOV      P2M0,#00H
MOV      P2M1,#00H
MOV      P3M0,#00H
MOV      P3M1,#00H
MOV      P4M0,#00H
MOV      P4M1,#00H
MOV      P5M0,#00H
MOV      P5M1,#00H

MOV      DPTR,#0400H
LCALL   IAP_ERASE
MOV      DPTR,#0400H
LCALL   IAP_READ
MOV      P0,A
;P0=0FFH

```

```

MOV     DPTR,#0400H
MOV     A,#12H
LCALL  IAP_PROGRAM
MOV     DPTR,#0400H
LCALL  IAP_READ
MOV     P1,A                ;P1=12H

SJMP   S

END

```

16.4.3 Use serial port to send output data

c Language code

// The test operating frequency is
11.0592MHz;

```

#include "reg51.h"
#include "intrins.h"

#define FOSC 11059200UL
#define BRT (65536 - FOSC / 115200 / 4)

sfr P1M1
sfr P1M0 = 0x91;
sfr P0M1 = 0x92;
sfr P0M0 = 0x93;
sfr P2M1 = 0x94;
sfr P2M0 = 0x96;
sfr P3M1 = 0xb1;
sfr P3M0 = 0xb2;
sfr P4M1 = 0xb3;
sfr P4M0 = 0xb4;
sfr P5M1 = 0xc9;
sfr P5M0 = 0xca;
sfr AUXR = 0x8e;
sfr T2H = 0xd6;
sfr T2L = 0xd7;
sfr IAP_DATA = 0xc2;
sfr IAP_ADDRH = 0xc3;
sfr IAP_ADDRL = 0xc4;
sfr IAP_CMD = 0xc5;
sfr IAP_TRIG = 0xc6;
sfr IAP_CONTR = 0xc7;
sfr IAP_TPS = 0xf5;

void UartInit()
{
    SCON = 0x5a;
    T2L = BRT;
    T2H = BRT >> 8;
    AUXR = 0x15;
}

void UartSend(char dat)

```

```

{
    while (! TI);
    TI = 0;
    SBUF = dat;
}

void IapIdle()
{
    IAP_CONTR = 0;
    IAP_CMD = 0;
    IAP_TRIG = 0;
    IAP_ADDRH = 0x80;
    IAP_ADDRL = 0;

    function //close IAP
    //Clear command register
    //Clear trigger register
    //Set the address to non- area
}

char IapRead(int addr)
{
    char dat;

    IAP_CONTR = 0x80;
    IAP_TPS = 12;
    IAP_CMD = 1;
    IAP_ADDRL = addr;
    IAP_ADDRH = addr >> 8;
    IAP_TRIG = 0x5a;
    IAP_TRIG = 0xa5;
    _nop_();
    dat = IAP_DATA;
    IapIdle();

    //Enable IAP
    //Set waiting parameters
    //Set up IAP Read command
    Low address//Set up IAP
    High address//Set up IAP
    //Write trigger command
    //Write trigger command
    //read data IAP
    //close function

    return dat;
}

void IapProgram(int addr, char dat)
{
    IAP_CONTR = 0x80;
    IAP_TPS = 12;
    IAP_CMD = 2;
    IAP_ADDRL = addr;
    IAP_ADDRH = addr >> 8;
    IAP_DATA = dat;
    IAP_TRIG = 0x5a;
    IAP_TRIG = 0xa5;
    _nop_();
    IapIdle();

    //Enable IAP
    //Set waiting parameters
    //Set up IAP Write command
    Low address//Set up IAP
    High address//Set up IAP
    data//write IAP
    //Write trigger command
    //Write trigger command
    //close IAP function
}

void IapErase(int addr)
{
    IAP_CONTR = 0x80;
    IAP_TPS = 12;
    IAP_CMD = 3;
    IAP_ADDRL = addr;
    IAP_ADDRH = addr >> 8;
    IAP_TRIG = 0x5a;
    IAP_TRIG = 0xa5;
    _nop_();
    IapIdle();

    //Enable IAP
    //Set waiting parameters
    //Set up IAP Erase command
    Low address//Set up IAP
    High address//Set up IAP
    //Write trigger command
    //Write trigger command
    //
    //close IAP function
}

```

```

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;

    UartInit();
    IapErase(0x0400);
    UartSend(IapRead(0x0400));
    IapProgram(0x0400, 0x12);
    UartSend(IapRead(0x0400));
    while (1);
}

```

Assembly code

The test operating frequency is 11.0592MHz

AUXR	DATA	8EH
T2H	DATA	0D6H
T2L	DATA	0D7H
LAP_DATA	DATA	0C2H
LAP_ADDRH	DATA	0C3H
LAP_ADDRL	DATA	0C4H
LAP_CMD	DATA	0C5H
LAP_TRIG	DATA	0C6H
LAP_CONTR	DATA	0C7H
LAP_TPS	DATA	0F5H
P1M1	DATA	091H
P1M0	DATA	092H
P0M1	DATA	093H
P0M0	DATA	094H
P2M1	DATA	095H
P2M0	DATA	096H
P3M1	DATA	0B1H
P3M0	DATA	0B2H
P4M1	DATA	0B3H
P4M0	DATA	0B4H
P5M1	DATA	0C9H
P5M0	DATA	0CAH
	ORG	0000H
	LJMP	MAIN
	ORG	0100H

UART_INIT:

```

MOV     SCON,#5AH
MOV     T2L,#0E8H           ;65536-11059200/115200/4=0FFE8H
MOV     T2H,#0FFH
MOV     AUXR,#15H
RET

```

UART_SEND:

```

JNB     TI,S
CLR     TI
MOV     SBUF,A
RET

```

IAP_IDLE:

```

MOV     IAP_CONTR,#0           ;function ;close IAP
MOV     IAP_CMD,#0           ;Clear command register
MOV     IAP_TRIG,#0          ;Clear trigger register
MOV     IAP_ADDRH,#80H       ;Set the address to non- area
MOV     IAP_ADDRL,#0
RET

```

IAP_READ:

```

MOV     IAP_CONTR,#80H       ;Enable IAP
MOV     IAP_TPS,#12          ;Set waiting parameters
MOV     IAP_CMD,#1           ;Set up IAP Read command
MOV     IAP_ADDRL,DPL        ;Low address;Set up IAP
MOV     IAP_ADDRH,DPH        ;High address;Set up IAP
MOV     IAP_TRIG,#5AH        ;Write trigger command (0x5a)
MOV     IAP_TRIG,#0A5H       ;Write trigger command (0xa5)
NOP
MOV     A,IAP_DATA           ;read data IAP
LCALL   IAP_IDLE             ;close function
RET

```

IAP_PROGRAM:

```

MOV     IAP_CONTR,#80H       ;Enable IAP
MOV     IAP_TPS,#12          ;Set waiting parameters
MOV     IAP_CMD,#2           ;Set up IAP Write command
MOV     IAP_ADDRL,DPL        ;Low address;Set up IAP
MOV     IAP_ADDRH,DPH        ;High address;Set up IAP
MOV     IAP_DATA,A           ;data;write IAP
MOV     IAP_TRIG,#5AH        ;Write trigger command (0x5a)
MOV     IAP_TRIG,#0A5H       ;Write trigger command (0xa5)
NOP
LCALL   IAP_IDLE             ;close IAP function
RET

```

IAP_ERASE:

```

MOV     IAP_CONTR,#80H       ;Enable IAP
MOV     IAP_TPS,#12          ;Set waiting parameters
MOV     IAP_CMD,#3           ;Set up IAP Erase command
MOV     IAP_ADDRL,DPL        ;Low address;Set up IAP
MOV     IAP_ADDRH,DPH        ;High address;Set up IAP
MOV     IAP_TRIG,#5AH        ;Write trigger command (0x5a)
MOV     IAP_TRIG,#0A5H       ;Write trigger command (0xa5)
NOP
LCALL   IAP_IDLE             ;close IAP function
RET

```


MAIN:

```
MOV     SP, #5FH
MOV     P0M0, #00H
MOV     P0M1, #00H
MOV     P1M0, #00H
MOV     P1M1, #00H
MOV     P2M0, #00H
MOV     P2M1, #00H
MOV     P3M0, #00H
MOV     P3M1, #00H
MOV     P4M0, #00H
MOV     P4M1, #00H
MOV     P5M0, #00H
MOV     P5M1, #00H
```

```
LCALL  UART_INIT
MOV     DPTR, #0400H
LCALL  IAP_ERASE
MOV     DPTR, #0400H
LCALL  IAP_READ
LCALL  UART_SEND
MOV     DPTR, #0400H
MOV     A, #12H
LCALL  IAP_PROGRAM
MOV     DPTR, #0400H
LCALL  IAP_READ
LCALL  UART_SEND
```

```
SJMP   $
```

```
END
```

17 ADC

Analog-to-digital conversion, internal reference

STC12H1K08

A series of microcontrollers are integrated internally. The clock frequency is divided into the system frequency. The frequency is then divided again by the frequency division coefficient. The frequency range is to $\frac{SYSclk}{2^{16}}$.

STC12H

Series of ADC

Fastest speed : bit ADC for 500K (Every second 50 Ten thousand times Conversion)

ADC

There are two data formats for the conversion result: left-aligned and right-aligned. It can be easily read and referenced by user

attention : ADC

The first 15

The channel can only be used to detect the internal reference signal source, and the value of the reference signal

Manufacturing errors and measurement errors cause the actual internal reference signal source error. If the user needs to know

Know the accurate internal reference signal source value of each chip, you can

ADC The first 15

Channel measurement

connect an external accurate reference signal source, and then use the standard Set.

17.1 ADC

Related registers

symbol	description	address	Bit address and symbol								Reset value
			B7	B6	B5	B4	B3	B2	B1	B0	
ADC_CONTR	Control register ADC	BCH	ADC_POWER	ADC_STAR	ADC_FLAG	ADC_EPWMT	ADC_CH[3:0]			000x,0000	
ADC_RES	Conversion result, high register	BDH									0000,0000
ADC_RESL	, conversion result, low register	BEH									0000,0000
ADCCFG	Configuration register	DEH	-	-	RESFMT	-	SPEED[3:0]			xx0x,0000	

symbol	description	address	Bit address and symbol								Reset value
			B7	B6	B5	B4	B3	B2	B1	B0	
ADCTIM	Timing control register	FEASH CSSETUP	CSHOLD[1:0]		SMPDUTY[4:0]				0010,1010		

17.1.1 ADC Control register (ADC_CONTR) , PWM trigger ADC control

symbol	address	B7	B6	B5	B4	B3	B1 B2	B0
ADC_CONTR	BCH	ADC_POWER	ADC_START	ADC_FLAG	ADC_EPWMT	ADC_CHS[3:0]		

ADC_POWER : ADC **Power control bit**

- 0: Closed power supply
- 1: Open power supply.

It is recommended to enter the idle mode and power down mode before **Pay special attention :**

Give internal ADC After the module power is turned on, you need to wait for about Stable power supply it and then let it work ;

Appropriately lengthen the sampling time of the external signal, that is, the internal potential is equal to the external potential. The charging or discharging time of the internal sample-and-hold capacitor

ADC_START : ADC **Convert the start control bit. Start after writing Conversion, after the conversion is complete, the hardware automatically**

- 0: No effect. The conversion work has already started, stop the conversion. A/D

Even if 1: Start conversion ADC0, The hardware automatically clears this bit to zero after the conversion is complete.

ADC_FLAG : ADC **Conversion end flag. when ADC After completing a conversion, the hardware will automatically transfer this location to**

Interrupt request. This flag must be cleared by software.

ADC_EPWMT : **Enable Real-time trigger function. For details, please refer to Timer chapter**

ADC_CHS[3:0] : ADC **Analog channel selection bit**

(Note: Selected as ADC Input channel I/O Port, must be set PxM0/PxM1 The register will If the port mode is set to high Resistance input mode. In addition, Enter power-down mode, After the clock stops vibration mode, ADC channel you need to be disabled

PxIE (Turn off the digital input channel to prevent the external analog input signal from rising or falling and generate additional power


ADC_CHS[3:0]	channel ADC
0000	P1.0/ADC0
0001	P1.1/ADC1
0010	P1.2/ADC2
0011	P1.3/ADC3
0100	P1.4/ADC4
0101	P1.5/ADC5
0110	P1.6/ADC6
0111	P1.7/ADC7
1000	P2.0/ADC8
1001	P2.1/ADC9
1010	P2.4/ADC10
1011	P2.5/ADC11
1100	P2.6/ADC12
1101	P2.7/ADC13
1110	P3.7/ADC14
1111	Inside the test
	1.19V

17.1.2 ADC Configuration register (ADCCFG)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
ADCCFG	DEH	-	-	RESFMT	-	SPEED[3:0]			


Conversion result format control bit

0 : The conversion result is aligned to the left. Save the high position of the result. Save the bit. The format is as follows :



RESFMT=0

1 : The conversion result is aligned to the right. Save the high result. Save the low result bit. The format is as follows :



conversion result RESFMT=1

SPEED[3:0]: Set up

Operating clock frequency $\{ \frac{SYSclk}{2^{(SPEED+1)}} \}$

SPEED[3:0]	give = ADC
0000	The operating clock frequency ADC
0001	SYSclk/2/1
0010	SYSclk/2/2
...	...
1101	SYSclk/2/14
1110	SYSclk/2/15
1111	SYSclk/2/16

17.1.3 ADC Conversion result register (ADC_RES, ADC_RESL)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
ADC_RES	BDH								
ADC_RESL	BEH								

Please refer to the current formula $V_{IN} = \frac{V_{REF}}{2^n} \times \text{ADC_RES}$. The bit conversion result will be automatically saved after the conversion is complete. Save the data register of the result settings in the register. RESFMT

17.1.4 ADC Timing control register

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
ADCTIM	FEA8H	CSSETUP	CSHOLD[1:0]		SMPDUTY[4:0]				

CSSETUP : ADC Channel selection time control

CSSETUP	Occupy	Number of working clocks
0	ADC	
1	1	(Default value)

CSHOLD[1:0] : ADC Channel selection, hold time control

CSHOLD[1:0]	Occupy	Number of working clocks
00	ADC	1
01	2	(Default value)
10	3	
11	4	

SMPDUTY[4:0] : ADC Analog signal sampling time control Attention : SMPDUTY

Must not be set less than 10B

SMPDUTY[4:0]	Occupy	Number of working clocks
00000	ADC	1
00001	2	
...	...	
01010	11	(Default value)
...	...	
11110	31	
11111	32	

ADC $T_{convert}$ Digital-to-analog conversion time :

The conversion time is fixed as Working clock ADC


bit 10

$T_{setup} + T_{duty} + T_{hold}$

+ $T_{convert}$

, As shown in the figure below

ADC A complete conversion time is :



17.2 ADC Related calculation formula

Speed calculation formula 17.2.1

ADC The conversion speed is determined by SPEED and ADCTIM. The registers are jointly controlled. The calculation formula for the

As shown below :

$$\text{Conversion speed} = \frac{\text{Operating frequency}}{2 \times (\text{SPEED}[3:0] + 1) \times [(\text{CSSETUP} + 1) + (\text{CSHOLD} + 1) + (\text{SMPDUTY} + 1) + 10]}$$

attention :

- bit 10 The speed cannot be higher than
- SMPDUTY The value cannot be less than the default value that can be used for power-up
- CSSETUP You can use the default value for power-up (recommended) to set to
- CHOLD

17.2.2 ADC Conversion result calculation formula

$$\text{Conversion result} = \frac{\text{Input voltage of the converted channel}}{\text{Operating voltage}}$$

17.2.3 Push back ADC Input voltage calculation formula

$$\text{Input voltage of the converted channel} = \frac{\text{Conversion result} \times \text{Operating voltage}}{1024}$$

17.2.4 Pushback working voltage calculation formula

$$\text{Operating voltage} = \frac{\text{Input voltage of the converted channel} \times 1024}{\text{Conversion result}}$$

17.3 10 bit ADC Static characteristics

symbol	description	Minimum value	Typical value	Maximum value	unit
RES	Resolution	-	10	-	Bits
E_T	overall error offset	-	1.3	3	LSB
E_O	error gain error differential	-	0.3	1	LSB
E_G	non-linearity error	-	0	1	LSB
E_D	integral non-linearity	-	0.7	1.5	LSB
E_I	error channel	-	1	2	LSB
R_{AIN}	equivalent resistance	-	∞	-	ohm
R_{ESD}	Antistatic resistor connected in series in front of the	-	700	-	ohm
C_{ADC}	sample-and-hold capacitor, internal sample-and-hold capacitor	-	16.5	-	pF

STC MCU

17.4 Sample program

17.4.1 ADC Basic operation (query method)

C Language code

```

// The test operating frequency is
// 11.0592MHz

#include "reg51.h"
#include "intrins.h"

sfr          ADC_CONTR          =          0xbc;
sfr ADC_RES          =          0xbd;
sfr ADC_RESL          =          0xbe;
sfr ADCCFG          =          0xde;

sfr P_SW2          =          0xba;
#define ADCTIM          (*(unsigned char volatile *)0xfea8)
sfr P1M1          =          0xf1;
sfr P1M0          =          0x91;
sfr P0M1          =          0x92;
sfr P0M0          =          0x93;
sfr P2M1          =          0x94;
sfr P2M0          =          0x95;
sfr P3M1          =          0xb1;
sfr P3M0          =          0xb2;
sfr P4M1          =          0xb3;
sfr P4M0          =          0xb4;
sfr P5M1          =          0xc9;
sfr P5M0          =          0xca;

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x01; //Set up P1.0 for ADC mouth

    P_SW2 |= 0x80;
    ADCTIM = 0x3f; //Set up ADC Internal timing
    P_SW2 &= 0x7f;
    ADCCFG = 0x0f; //Set up ADC The clock is the system clock, 2/16
    //Enable ADC module

    ADC_CONTR = 0x80;

    while (1)
}

```

```

        ADC_CONTR |= 0x40;                //Start AD convert
        _nop_0;
        _nop_0;

        while (! (ADC_CONTR & 0x20));    //Completion mark //query ADC
        ADC_CONTR &= ~0x20;             //Clearance completion mark
        P2 = ADC_RES;                   //read ADC result
    }

```

Assembly code

The test operating frequency is
11.0592MHz

ADC_CONTR	DATA	0BCH	
ADC_RES	DATA	0BDH	
ADC_RESL	DATA	0BEH	
ADCCFG	DATA	0DEH	
P_SW2	DATA	0BAH	
ADCTIM	XDATA	0FEA8H	
P1M1	DATA	091H	
P1M0	DATA	092H	
P0M1	DATA	093H	
P0M0	DATA	094H	
P2M1	DATA	095H	
P2M0	DATA	096H	
P3M1	DATA	0B1H	
P3M0	DATA	0B2H	
P4M1	DATA	0B3H	
P4M0	DATA	0B4H	
P5M1	DATA	0C9H	
P5M0	DATA	0CAH	
	ORG	0000H	
	LJMP	MAIN	
	ORG	0100H	
MAIN:			
	MOV	SP, #5FH	
	MOV	P0M0, #00H	
	MOV	P0M1, #00H	
	MOV	P1M0, #00H	
	MOV	P1M1, #00H	
	MOV	P2M0, #00H	
	MOV	P2M1, #00H	
	MOV	P3M0, #00H	
	MOV	P3M1, #00H	
	MOV	P4M0, #00H	
	MOV	P4M1, #00H	
	MOV	P5M0, #00H	
	MOV	P5M1, #00H	
	MOV	P1M0, #00H	;Set up P1.0 for ADC mouth
	MOV	P1M1, #01H	
	MOV	P_SW2, #80H	
	MOV	DPTR, #ADCTIM	;Set up ADC Internal timing
	MOV	A, #3FH	
	MOVX	@DPTR, A	

```

MOV      P_SW2,#00H
MOV      ADCCFG,#0FH           ;Set up ADC
MOV      ADC_CONTR,#80H       ;Enable ADC module

LOOP:
ORL      ADC_CONTR,#40H       ;Start AD convert
NOP
NOP
MOV      A,ADC_CONTR          ;query ADC
JNB      ACC.5,S-2            ;Completion mark
ANL      ADC_CONTR,#NOT 20H   ;Clearance completion mark
MOV      P2,ADC_RES           ;read ADC result

SJMP     LOOP

END

```

17.4.2 ADC Basic operation (interrupt mode)

c Language code

// The test operating frequency is 11.0592MHz

```

#include "reg51.h"
#include "intrins.h"

sfr      ADC_CONTR      = 0xbc;
sfr ADC_RES           = 0xd;
sfr ADC_RESL          = 0xe;
sfr ADCCFG            = 0xde;
sfr P_SW2             = 0xba;
#define ADCTIM          (*(unsigned char volatile xdata *)0xfea8)
sbit EADC

sfr P1M1              = IE^5;
sfr P1M0
sfr P0M1              = 0x91;
sfr P0M0              = 0x92;
sfr P2M1              = 0x93;
sfr P2M0              = 0x94;
sfr P3M1              = 0x95;
sfr P3M0              = 0x96;
sfr P4M1              = 0xb1;
sfr P4M0              = 0xb2;
sfr P5M1              = 0xb3;
sfr P5M0              = 0xb4;
sfr P5M1              = 0xc9;
sfr P5M0              = 0xca;

void ADC_Isr() interrupt 5
{
    ADC_CONTR &= ~0x20;           ;Clear interrupt sign
    P2 = ADC_RES;                ;read resultADC
    ADC_CONTR |= 0x40;           ;continue convert
}

void main()
{

```

```

P0M0 = 0x00;
P0M1 = 0x00;
P1M0 = 0x00;
P1M1 = 0x00;
P2M0 = 0x00;
P2M1 = 0x00;
P3M0 = 0x00;
P3M1 = 0x00;
P4M0 = 0x00;
P4M1 = 0x00;
P5M0 = 0x00;
P5M1 = 0x00;
P1M0 = 0x00;
P1M1 = 0x01; //Set up P1.0 for ADC mouth
P_SW2 |= 0x80;
ADCTIM = 0x3f; //Set up ADC Internal timing
P_SW2 &= 0x7f;
ADCCFG = 0x0f; //Set up The clock is the system clock, 2/16
//Enable ADC module ADC
//Enable interrupt

ADC_CONTR = 0x80;
EADC = 1;
EA = 1;
ADC_CONTR |= 0x40; //Start AD convert

while (1);
}

```

Assembly code

The test operating frequency is 11.0592MHz

ADC_CONTR	DATA	0BCH
ADC_RES	DATA	0BDH
ADC_RESL	DATA	0BEH
ADCCFG	DATA	0DEH
P_SW2	DATA	0BAH
ADCTIM	XDATA	0FEA8H
EADC	BIT	IE. 5
P1M1	DATA	091H
P1M0	DATA	092H
P0M1	DATA	093H
P0M0	DATA	094H
P2M1	DATA	095H
P2M0	DATA	096H
P3M1	DATA	0B1H
P3M0	DATA	0B2H
P4M1	DATA	0B3H
P4M0	DATA	0B4H
P5M1	DATA	0C9H
P5M0	DATA	0CAH
	ORG	0000H
	LJMP	MAIN
	ORG	002BH
	LJMP	ADCISR

```

        ORG                0100H

ADCISR:

        ANL                ADC_CONTR,#NOT 20H        ;Clearance completion mark
        MOV                P2,ADC_RES                ;read      resultADC
        ORL                ADC_CONTR,#40H           ;continue convert
        RETI

MAIN:

        MOV                SP,#5FH
        MOV                P0M0,#00H
        MOV                P0M1,#00H
        MOV                P1M0,#00H
        MOV                P1M1,#00H
        MOV                P2M0,#00H
        MOV                P2M1,#00H
        MOV                P3M0,#00H
        MOV                P3M1,#00H
        MOV                P4M0,#00H
        MOV                P4M1,#00H
        MOV                P5M0,#00H
        MOV                P5M1,#00H

        MOV                P1M0,#00H                ;Set up P1.0 for ADC mouth
        MOV                P1M1,#01H
        MOV                P_SW2,#80H
        MOV                DPTR,#ADCTIM              ;Set up ADC Internal timing
        MOV                A,#3FH
        MOVX               @DPTR,A
        MOV                P_SW2,#00H
        MOV                ADCCFG,#0FH              ;Set up The clock is the system clock
        MOV                ADC_CONTR,#80H           ;Enable ADC moduleADC
        SETB               EADC                     ;Enable interrupt
        SETB               EA
        ORL                ADC_CONTR,#40H           ;Start AD convert

        SJMP               $

        END

```

17.4.3 format ADC Conversion result

c Language code

// The test operating frequency is 11.0592MHz;

```

#include "reg51.h"

#include "intrins.h"

sfr      ADC_CONTR    =    0x8c;

sfr ADC_RES          =    0x8d;

sfr ADC_RES1        =    0x8e;

sfr ADC_RES2        =    0x8f;

sfr ADCCFG          =

sfr P_SW2           =    0x8a;

#define ADCTIM      (*(unsigned char volatile xdata *)0xfea8)

sfr P1M1            =    0x91;

```

```

sfr      P1M0      = 0x92;
sfr      P0M1      = 0x93;
sfr      P0M0      = 0x94;
sfr      P2M1      = 0x95;
sfr      P2M0      = 0x96;
sfr      P3M1      = 0xb1;
sfr      P3M0      = 0xb2;
sfr      P4M1      = 0xb3;
sfr      P4M0      = 0xb4;
sfr      P5M1      = 0xc9;
sfr      P5M0      = 0xca;

```

```
void main()
{

```

```
    P0M0 = 0x00;

```

```
    P0M1 = 0x00;

```

```
    P1M0 = 0x00;

```

```
    P1M1 = 0x00;

```

```
    P2M0 = 0x00;

```

```
    P2M1 = 0x00;

```

```
    P3M0 = 0x00;

```

```
    P3M1 = 0x00;

```

```
    P4M0 = 0x00;

```

```
    P4M1 = 0x00;

```

```
    P5M0 = 0x00;

```

```
    P5M1 = 0x00;

```

```
    P1M0 = 0x00;

```

```
    P1M1 = 0x01;

```

```
    P_SW2 |= 0x80;

```

```
    ADCTIM = 0x3f;

```

```
    P_SW2 &= 0x7f;

```

```
    ADCCFG = 0x0f;

```

```
    ADC_CONTR = 0x80;

```

```
    ADC_CONTR |= 0x40;

```

```
    _nop_();

```

```
    _nop_();

```

```
    while (!(ADC_CONTR & 0x20));

```

```
    ADC_CONTR &= ~0x20;

```

```
    ADCCFG = 0x00;

```

```
    ACC = ADC_RES;

```

```
    B = ADC_RES;

```

```
//    ADCCFG = 0x20;

```

```
//    ACC = ADC_RES;

```

```
//    B = ADC_RES;

```

```
    while (1);

```

```
}

```

```
//Set up P1.0 for ADC mouth
```

```
//Set up ADC Internal timing
```

```
//Set up The clock is the system clock /2/16
```

```
//Enable ADC module ADC
```

```
//Start convert
```

```
Completion mark //query ADC
```

```
//Clearance completion mark
```

```
//Set the result to the left to align
```

```
storage ADC of 8 The high position of the bit result 10
```

```
//B[7:6] storage ADC of 2 The low position of the bit result 0
```

```
//Set the result to
```

```
the right //A[1:0] storage ADC of 2 The high position of the bit result 10
```

```
//B storage ADC of 10 8 The low position of the bit result
```

Assembly code

The test operating frequency is
11.0592MHz

```

ADC_CONTR      DATA      0BCH
ADC_RES        DATA      0BDH
ADC_RESL       DATA      0BEH
ADCCFG         DATA      0DEH

```

```

P_SW2      DATA      0BAH
ADCTIM     XDATA     0FEA8H

P1M1       DATA      091H
P1M0       DATA      092H
P0M1       DATA      093H
P0M0       DATA      094H
P2M1       DATA      095H
P2M0       DATA      096H
P3M1       DATA      0B1H
P3M0       DATA      0B2H
P4M1       DATA      0B3H
P4M0       DATA      0B4H
P5M1       DATA      0C9H
P5M0       DATA      0CAH

ORG        0000H
LJMP      MAIN

ORG        0100H
MAIN:

MOV       SP, #5FH
MOV       P0M0, #00H
MOV       P0M1, #00H
MOV       P1M0, #00H
MOV       P1M1, #00H
MOV       P2M0, #00H
MOV       P2M1, #00H
MOV       P3M0, #00H
MOV       P3M1, #00H
MOV       P4M0, #00H
MOV       P4M1, #00H
MOV       P5M0, #00H
MOV       P5M1, #00H

MOV       P1M0, #00H      ;Set up P1.0 for ADC mouth
MOV       P1M1, #01H
MOV       P_SW2, #80H
MOV       DPTR, #ADCTIM   ;Set up ADC Internal timing
MOV       A, #3FH
MOVX     @DPTR, A
MOV       P_SW2, #00H
MOV       ADCCFG, #0FH    ;Set up ADC The clock is the systemSystem clock, 2/16
MOV       ADC_CONTR, #80H ;Enable ADC module

ORL      ADC_CONTR, #40H  ;Start AD convert
NOP
NOP
MOV      A, ADC_CONTR    ;query ADC Completion mark
JNB     ACC, 5, S-2
ANL     ADC_CONTR, #NOT 20H ;Clearance completion mark

MOV     ADCCFG, #00H
MOV     A, ADC_RES      ;Set the result to the left to align
MOV     B, ADC_RESL     ;storage #B of ADC of 8 The high position of the bit result 10
                        ;B[7:6] storage ADC of 2 The low position of the bit result 0

MOV     ADCCFG, #20H    ;Set the result to
MOV     A, ADC_RES      ;the right ;A[3:0] storage of ADC 10 2 The high position of the bit result ;A[7:2] for

```

```

;          MOV          B,ADC_RESL          ;B storage ADC of 10 bits
;          SJMP        S
;          END
    
```

17.4.4 use ADC The first 15 Channel measurement of external voltage or battery voltage

The channel is used to measure the internal reference signal source. Since the internal reference signal source is a constant voltage source, and it will not change with the change of the operating voltage of the chip, so the external reference signal source, and then pass voltage or external battery voltage can be reversed by measuring the internal value.

Language code

```

// The test operating frequency is 11.0592MHz
#include "reg51.h"
#include "intrins.h"
#define FOSC 11059200UL
#define BRT (65536 - FOSC / 115200 / 4)
sfr AUXR = 0x8e;
sfr ADC_CONTR = 0x8f;
sfr ADC_RES = 0x90;
sfr ADC_RESL = 0x91;
sfr ADCCFG = 0x92;
sfr P_SW2 = 0x93;
#define ADCTIM = 0x94;
sfr P1M1 = (*(unsigned char volatile *)0x95);
sfr P1M0 = 0x96;
sfr P0M1 = 0x97;
sfr P0M0 = 0x98;
sfr P2M1 = 0x99;
sfr P2M0 = 0x9a;
sfr P3M1 = 0x9b;
sfr P3M0 = 0x9c;
sfr P4M1 = 0x9d;
sfr P4M0 = 0x9e;
sfr P5M1 = 0x9f;
sfr P5M0 = 0xa0;
int *BGV;
// The internal reference signal source value is stored in
//idata of EFH Address stores high bytes
//idata The address is
// stored in low bytes
// The voltage unit is millivolt (mV)
bit busy;

void UartIsr() interrupt 4
{
    if (TI)
    {
        TI = 0;
        busy = 0;
    }
}
    
```



```

}

if (RI)
{
    RI = 0;
}

}

void UartInit()
{
    SCON = 0x50;
    TMOD = 0x00;
    TL1 = BRT;
    TH1 = BRT >> 8;
    TR1 = 1;
    AUXR = 0x40;
    busy = 0;
}

void UartSend(char dat)
{
    while (busy);
    busy = 1;
    SBUF = dat;
}

void ADCInit()
{
    P_SW2 |= 0x80;
    ADCTIM = 0x3f;
    P_SW2 &= 0x7f;

    ADCCFG = 0x2f;
    ADC_CONTR = 0x8f;
}

ADCRead()

int(int res;

    ADC_CONTR |= 0x40;
    _nop_();
    _nop_();

    while (!(ADC_CONTR & 0x20));
    ADC_CONTR &= ~0x20;
    res = (ADC_RES << 8) | ADC_RESL;

    return res;
}

void main()
{
    int res;
    int vcc;
    int i;

    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;

```

STC MCU

//Set up ADC Internal timing

//Set up ADC The clock is the system clock

//Enable ADC Module and select the first

//Start AD convert

Completion mark //query_ADC

//Clearance completion mark

//read ADC result

```

P2M0 = 0x00;
P2M1 = 0x00;
P3M0 = 0x00;
P3M1 = 0x00;
P4M0 = 0x00;
P4M1 = 0x00;
P5M0 = 0x00;
P5M1 = 0x00;

BGV = (int)idata * 0xfef;
ADCInit(); // initialize //ADC
UartInit(); // Serial port initialization

ES = 1;
EA = 1;

ADCRead();
// ADCRead(); // The first two data are recommended to be discarded

res = 0;
for (i=0; i<8; i++)
{
    res += ADCRead(); // Read data
}
res >>= 3; // Take the average

vec = (int)(4096L * *BGV / res); // Algorithmic calculation VREF The pin voltage is the battery voltage
// vec = (int)(1024L * *BGV / res); // Attention to algorithm VREF The pin voltage is the battery voltage
// calculation The unit of this voltage is millivolt (mV) //
UartSend(vec >> 8); // Output voltage value to serial port
UartSend(vec); //

while (1);
}

```

The above method is to use voltage divider measurement of the channel pushes back the voltage of the internal battery voltage. The measured value is proportional to $V_{pin} \times \frac{R_1}{R_1 + R_2}$, So you can also use the first channel pushes back the input voltage of the internal reference signal source external channel, assuming that the measured value is, currently obtained, and the input voltage of the external channel is $V_{pin} \times \frac{R_1}{R_1 + R_2}$.

17.4.5 ADC Do capacitive touch buttons

Buttons are one of the most commonly used parts of circuits and an important input method for human-machine interfaces. We are most familiar with mechanical buttons, but capacitive touch buttons have many advantages (such as easy to draw, no need for contact buttons). There are no mechanical contacts, long life and easy to use.

There are a variety of options for capacitive sensor buttons are a low-cost solution. Many years ago, special IC buttons, with the strengthening of functions, as well as the practical experience with the technology of making capacitive sensor buttons is maturing. The most typical and reliable of them is the use of ADC.

This document details the use of the series MCU. To do the plan, you can use any belt Functional MCU Come on now. The previous figure below is the most used method. The principle is the same. This article uses the first




图1




图2




图3






图4 加了感应弹簧

电容感应按键取样电路

In general, in practical applications, The induction circuit shown is used to increase the area of the finger press. An equivalent piece of It belongs to the board, and there is a capacitor CP to ground, and after the finger is pressed, a capacitor CF to ground is connected in parallel, as shown in



The following is a description of the circuit diagram. CP is the metal plate and the distributed capacitor, and CF is the finger capacitor. It is connected in parallel with the voltage of the input 300KHZ square wave. After D1 is rectified, R2 and C2 are filtered and sent to the ADC. When the finger is pressed up, the voltage sent to the ADC is re detect it.Press the button to act.



c Language code

// The test operating frequency is

```

#include "reg51.h"
#include "intrins.h"

#define MAIN_Fosc                2400000UL                // Define the master clock
#define Timer0_Reload (65536UL -(MAIN_Fosc / 60000))    //Timer 0 Reload value, corresponding to

typedef
typedef unsigned char          u8;
typedef unsigned int           u16;
typedef unsigned long          u32;

sfr P0M1
sfr P0M0 = 0x93;
sfr P1M1 = 0x94;
sfr P1M0 = 0x91;
sfr P2M1 = 0x92;
sfr P2M0 = 0x95;
sfr P3M1 = 0xb1;
sfr P3M0 = 0xb2;
sfr P4M1 = 0xb3;
sfr P4M0 = 0xb4;
sfr P5M1 = 0xc9;
sfr P5M0 = 0xca;

sfr ADC_CONTR = 0xBC; //with series AD
sfr ADC_RES = 0xBD; //with series AD
sfr ADC_RESL = 0xBE; //with series AD
sfr AUXR = 0x8E;
sfr AUXR2 = 0x8F;

#define CHANNEL
#define ADC_90T 8 //ADC Number of channels
#define ADC_180T (3<<5) //ADC time
#define ADC_360T (2<<5) //ADC time
#define ADC_540T (1<<5) //ADC 300T
#define ADC_540T 0 //ADC time 540T
#define ADC_FLAG (1<<4) //Software clearance
#define ADC_START (1<<3) //Automatic clearance

sbit P_LED7 = P2^7;

```

```

sbit      P_LED6      =      P2^6;
sbit      P_LED5      =      P2^5;
sbit      P_LED4      =      P2^4;
sbit      P_LED3      =      P2^3;
sbit      P_LED2      =      P2^2;
sbit      P_LED1      =      P2^1;
sbit      P_LED0      =      P2^0;

```

```

u16 idata adc[TOUCH_CHANNEL];
u16 idata adc_prev[TOUCH_CHANNEL];

u16 idata TouchZero[TOUCH_CHANNEL];
u8 idata TouchZeroCnt[TOUCH_CHANNEL];
u8 cnt_250ms;

```

```
void delay_ms(u8 ms);
```

```
void ADC_init(void);
```

```
u16 Get_ADC10bitResult(u8 channel);
```

```
void AutoZero(void);
```

```
u8 check_adc(u8 index);
```

```
void ShowLED(void);
```

```
void main(void)
```

```
{
```

```
    u8 i;
```

```
    P0M0 = 0x00;
```

```
    P0M1 = 0x00;
```

```
    P1M0 = 0x00;
```

```
    P1M1 = 0x00;
```

```
    P2M0 = 0x00;
```

```
    P2M1 = 0x00;
```

```
    P3M0 = 0x00;
```

```
    P3M1 = 0x00;
```

```
    P4M0 = 0x00;
```

```
    P4M1 = 0x00;
```

```
    P5M0 = 0x00;
```

```
    P5M1 = 0x00;
```

```
    delay_ms(50);
```

```
    ET0 = 0;
```

```
    TR0 = 0;
```

```
    AUXR |= 0x80;
```

```
    AUXR2 |= 0x01;
```

```
    TMOD = 0;
```

```
    TH0 = (u8)(Timer0_Reload >> 8);
```

```
    TL0 = (u8)Timer0_Reload;
```

```
    TR0 = 1;
```

```
    ADC_init();
```

```
    delay_ms(50);
```

```
    for (i=0; i<TOUCH_CHANNEL; i++)
```

```
    {
```

```
        adc_prev[i] = 1023;
```

```
        TouchZero[i] = 1023;
```

```
        TouchZeroCnt[i] = 0;
```

```
    }
```

```
    cnt_250ms = 0;
```

```
    while (1)
```

```
    {
```

```
        delay_ms(50);
```

```
//current      value ADC
```

```
//Previous     value  ADC
```

```
Point ADC
```

```
//0 value
```

```
// Automatic tracking and counting of points
```

```
//initialize   Timer0      Output one: 300KHZ      clock
```

```
//Timer0 set as 1T mode
```

```
// Allow output clock
```

```
//Timer0 set as Timer, 16 bits Auto Reload.
```

```
//ADC      initialize
```

```
50ms // Delayed initialization point and previous
```

```
// value and point automatic tracking count 0 0
```

```
//Every one in a while process a button once
```

```

        ShowLED();
        if (++cnt_250ms >= 5)
        {
            cnt_250ms = 0;
            AutoZero();
        }
    }
}

void delay_ms(u8 ms)
{
    unsigned int i;

    do
    {
        i = MAIN_Fosc / 13000;
        while(--i);
    } while(--ms);
}

void ADC_init(void)
{
    P1M0 = 0x00; //8 road_ADC
    P1M1 = 0xff; //Allow ADC
    ADC_CONTR = 0x80; //trigger ADC
}

u16 Get_ADC10bitResult(u8 channel)
{
    ADC_RES = 0;
    ADC_RESL = 0;

    ADC_CONTR = 0x80 | ADC_90T | ADC_START | channel;
    _nop_();
    _nop_();
    _nop_();
    _nop_();
    while((ADC_CONTR & ADC_FLAG) == 0); //ADC wait End of conversion
    ADC_CONTR = 0x80; //Clear flag
    return(((u16)ADC_RES << 2) | ((u16)ADC_RESL & 3)); //return ADC result
}

void AutoZero(void) //250ms Call once
{
    // This is detected using the sum of the absolute values of the differences between

    u8 i;
    u16 j,k;

    for(i=0; i<TOUCH_CHANNEL; i++) //Process a channel
    {
        j = adc[i];
        k = j - adc_prev[i]; //Subtract the previous reading
        F0 = 0; //press
        // Then find the difference between the two samples
        // The change is relatively large
        if(k & 0x8000) F0 = 1, k = 0 - k;
        if(k >= 20)
        {
            // If the change is relatively large, then clear the counter 0
            // If it is released and the change is relatively large, then directly replace
            TouchZeroCnt[i] = 0;
            if(F0) TouchZero[i] = j;
        }
        else // If the change is relatively small, then peristalsis, automatic point tracking 0
    }
}

```

```

    {
        if(++TouchZeroCnt[i] >= 20) // Continuously detect small changes seconds
        {
            TouchZeroCnt[i] = 0;
            TouchZero[i] = adc_prev[i]; // Slowly changing values as points,
        } // Save the sampled value this time

        adc_prev[i] = j;
    }

}

u8 check_adc(u8 index) // Number of calls // Get touch information function 50ms
{
    // Press or release the judgment key, There is return control

    u16 delta;

    adc[index] = 1023 - Get_ADC10bitResult(index);
    if(adc[index] < TouchZero[index]) return 0;
    delta = adc[index] - TouchZero[index];
    if(delta >= 40) return 1;
    if(delta <= 20) return 0;
    return 2;
}

void ShowLED(void)
{
    u8 i;

    i = check_adc(0);
    if(i == 0) P_LED0 = 1;
    if(i == 1) P_LED0 = 0;
    i = check_adc(1);
    if(i == 0) P_LED1 = 1;
    if(i == 1) P_LED1 = 0;
    i = check_adc(2);
    if(i == 0) P_LED2 = 1;
    if(i == 1) P_LED2 = 0;
    i = check_adc(3);
    if(i == 0) P_LED3 = 1;
    if(i == 1) P_LED3 = 0;
    i = check_adc(4);
    if(i == 0) P_LED4 = 1;
    if(i == 1) P_LED4 = 0;
    i = check_adc(5);
    if(i == 0) P_LED5 = 1;
    if(i == 1) P_LED5 = 0;
    i = check_adc(6);
    if(i == 0) P_LED6 = 1;
    if(i == 1) P_LED6 = 0;
    i = check_adc(7);
    if(i == 0) P_LED7 = 1;
    if(i == 1) P_LED7 = 0;
}

```

value, Turn to press the key, Value increase
0 ADC // Get

ratio // The value of the point is still small, it is considered a key release
// Key press
// Key release
// Keep it in its original state

Indicator light off
The indicator light is on
Indicator light off
The indicator light is on
Indicator light off
The indicator light is on
Indicator light off
The indicator light is on
Indicator light off
The indicator light is on
Indicator light off
The indicator light is on
Indicator light off
The indicator light is on
Indicator light off
The indicator light is on
Indicator light off
The indicator light is on

Assembly code

The test operating frequency is 24MHz

Fosc_KHZ

EQU

24000

Define the master clock

Reload EQU (65536 - Fosc_KHZ/600)

Corresponding to the reloaded value ;Timer

ADC_CONTR DATA 0xBC
 ADC_RES DATA 0xBD
 ADC_RESL DATA 0xBE
 AUXR DATA 0x8E
 AUXR2 DATA 0x8F

0 series AD
 ;with series
 ;with AD
 ;with series

P0M1 DATA 093H
 P0M0 DATA 094H
 P1M1 DATA 091H
 P1M0 DATA 092H
 P2M1 DATA 095H
 P2M0 DATA 096H
 P3M1 DATA 0B1H
 P3M0 DATA 0B2H
 P4M1 DATA 0B3H
 P4M0 DATA 0B4H
 P5M1 DATA 0C9H
 P5M0 DATA 0CAH

CHANNEL EQU 8
 ADC_90T EQU (3 SHL 5)
 ADC_180T EQU (2 SHL 5)
 ADC_360T EQU (1 SHL 5)
 ADC_540T EQU 0
 ADC_FLAG EQU (1 SHL 4)
 ADC_START EQU (1 SHL 3)

;ADC Number of channels
 ;ADC time time
 ;ADC time 360T
 ;ADC time 540T
 ;ADC Software clearance
 ;Automatic clearance

P_LED7 BIT P2.7;
 P_LED6 BIT P2.6;
 P_LED5 BIT P2.5;
 P_LED4 BIT P2.4;
 P_LED3 BIT P2.3;
 P_LED2 BIT P2.2;
 P_LED1 BIT P2.1;
 P_LED0 BIT P2.0;
 adc EQU 30H
 adc_prev EQU 40H
 TouchZero EQU 50H
 TouchZeroCnt EQU 60H
 cnt_250ms DATA 68H

Two bytes, one value
 Previous value ADC
 Two bytes, one value
 Two bytes, one value, point value ADC
 Automatic tracking and counting of points

ORG 0000H
 LJMP MAIN

ORG 0100H

MAIN:

MOV SP,#0D0H
 MOV P0M0,#00H
 MOV P0M1,#00H
 MOV P1M0,#00H
 MOV P1M1,#00H
 MOV P2M0,#00H
 MOV P2M1,#00H
 MOV P3M0,#00H
 MOV P3M1,#00H
 MOV P4M0,#00H
 MOV P4M1,#00H


```

MOV          PSM0,#00H
MOV          PSM1,#00H

MOV          R7,#50
LCALL       F_delay_ms
CLR          ET0           ;initialize Timer0 Output one 300KHZ clock
CLR          TR0

ORL          AUXR,#080H   ;Timer0 set as IT mode
ORL          AUXR2,#01H   ;Allow output clock
MOV          TMOD,#0      ;Timer0 set as Timer,16 bits Auto Reload.
MOV          TH0,#HIGH Reload
MOV          TL0,#LOW Reload
SETB        TR0
LCALL       F_ADC_init
MOV          R7,#50
LCALL       F_delay_ms
MOV          R0,#adc_prev

;Initialize the previous one

L_Init_Loop1:
MOV          @R0,#03H
INC          R0
MOV          @R0,#0FFH
INC          R0
MOV          A,R0
CJNE        A,#(adc_prev + CHANNEL * 2),L_Init_Loop1
MOV          R0,#TouchZero ;Initialization point 0 ADC value

L_Init_Loop2:
MOV          @R0,#03H
INC          R0
MOV          @R0,#0FFH
INC          R0
MOV          A,R0
CJNE        A,#(TouchZero+CHANNEL * 2),L_Init_Loop2
MOV          R0,#TouchZeroCnt ; Initialize the automatic tracking count value

L_Init_Loop3:
MOV          @R0,#0
INC          R0
MOV          A,R0
CJNE        A,#(TouchZeroCnt + CHANNEL),L_Init_Loop3
MOV          cnt_250ms,#5

L_MainLoop:
MOV          R7,#50      ;Delay 50ms
LCALL       F_delay_ms
LCALL       F_ShowLED   ;Handle one touch key value
DJNZ        cnt_250ms,L_MainLoop
MOV          cnt_250ms,#5
LCALL       F_AutoZero   ;Automatic tracking of processing one-time points ;:250ms
;Automatic tracking of zero points
SJMP       L_MainLoop

F_ADC_init:
MOV          P1M0,#00H   ;8 road ADC
MOV          P1M1,#0FFH
MOV          ADC_CONTR,#080H ;Allow ADC
RET

F_Get_ADC10bitResult:
MOV          ADC_RES,#0
MOV          ADC_RESL,#0
MOV          A,R7
ORL          A,#0E8H
;trigger ADC

```

```

MOV     ADC_CONTR,A
NOP
NOP
NOP
NOP
NOP

L_10bitADC_Loop1:
MOV     A,ADC_CONTR
JNB     ACC.4,L_10bitADC_Loop1      ;ADC,wait End of conversion
MOV     ADC_CONTR,#080H           ;Clear flag
MOV     A,ADC_RES
MOV     B,#04H
MUL     AB
MOV     R7,A
MOV     R6,B
MOV     A,ADC_RESL
ANL     A,#03H
ORL     A,R7
MOV     R7,A
RET

```

F_AutoZero:

;250ms Call once

; This is detected using the sum of the absolute values of the differences between

L_AutoZero_Loop:

```

CLR     A
MOV     R5,A

L_AutoZero_Loop:
MOV     A,R5
ADD     A,ACC
ADD     A,#LOW(adc)
MOV     R0,A
MOV     A,@R0
MOV     R6,A
INC     R0
MOV     A,@R0
MOV     R7,A
MOV     A,R5
ADD     A,ACC
ADD     A,#LOW(adc_prev+01H)
CLR     R0,A
MOV     C
SUBB    A,R7
MOV     A,@R0
MOV     R3,A
DEC     A,R6
SUBB    R0
MOV     A,@R0
CLR     R2,A
JNB     F0,press
SETB    ACC.7,L_AutoZero_1
CLR     F0
CLR     C
SUBB    A
MOV     A,R3
MOV     R3,A
CLR     A,R3
SUBB    A
MOV     A,R2
MOV     R2,A

```

L_AutoZero_1:

```

CLR     C                                ;calculate [R2 R3] - #20,if(k >= 20)

```

```

MOV      A,R3
SUBB     A,#20
MOV      A,R2
SUBB     A,#00H
JC       L_AutoZero_2
MOV      A,#LOW(TouchZeroCnt)
ADD      A,R5
MOV      R0,A
MOV      @R0,#0
JNB     F0_L_AutoZero_3
MOV      A,R5
ADD      A,ACC
ADD      A,#LOW(TouchZero)
MOV      R0,A
MOV      @R0,6
INC      R0
MOV      @R0,7
SJMP    L_AutoZero_3

```

L_AutoZero_2:

```

MOV      A,#LOW(TouchZeroCnt)
ADD      A,R5
MOV      R0,A
INC      @R0
MOV      A,@R0
CLR      C
SUBB     A,#20
JC       L_AutoZero_3
MOV      @R0,#0
MOV      A,R5
ADD      A,ACC
ADD      A,#LOW(adc_prev)
MOV      R0,A
MOV      A,@R0
MOV      R2,A
INC      R0
MOV      A,@R0
MOV      R3,A
MOV      A,R5
ADD      A,ACC
ADD      A,#LOW(TouchZero)
MOV      R0,A
MOV      @R0,2
INC      R0
MOV      @R0,3

```

L_AutoZero_3:

```

MOV      A,R5
ADD      A,ACC
ADD      A,#LOW(adc_prev)
MOV      R0,A
MOV      @R0,6
INC      R0
MOV      @R0,7
INC      R5
MOV      A,R5
XRL     A,#08H
JZ      S+5H
LJMP    L_AutoZero_Loop
RET

```

F_check_adc:

; Press or release the judgment key, There is return control

```

MOV R4,7
LCALL F_Get_ADC10bitResult ;returned ADC The value is R7
CLR C
MOV A,#0FFH
SUBB A,R7
MOV R7,A
MOV A,#03H
SUBB A,R6
MOV R6,A
MOV A,R4
;save adc[index]
ADD A,ACC
ADD A,#LOW(adc)
MOV R0,A
MOV @R0,6
INC R0
MOV @R0,7
MOV A,R4
ADD A,ACC
ADD A,#LOW(TouchZero+01H)
MOV R1,A
MOV A,R4
ADD A,ACC
ADD A,#LOW(adc)
MOV R0,A
MOV A,@R0
MOV R6,A
INC R0
MOV A,@R0
CLR C
SUBB A,@R1
MOV A,R6
;calculate adc[index] - TouchZero[index]
DEC R1
SUBB A,@R1
JNC L_check_adc_1
MOV R7,#00H
RET

```

L_check_adc_1:

```

MOV A,R4
ADD A,ACC
ADD A,#LOW(TouchZero+01H)
MOV R1,A
MOV A,R4
ADD A,ACC
ADD A,#LOW(adc+01H)
MOV R0,A
CLR C
MOV A,@R0
SUBB A,@R1
MOV R7,A
DEC R0
MOV A,@R0
DEC R1
SUBB A,@R1
MOV R6,A
CLR C
MOV A,R7
SUBB A,#40

```

```

MOV      A,R6
SUBB    A,#00H
JC      L_check_adc_2          ;if(delta < 40),turn
MOV     R7,#1                  ;if(delta >= 40) return 1; //
RET

L_check_adc_2:
SETB    C
MOV     A,R7
SUBB    A,#20
MOV     A,R6
SUBB    A,#00H
JNC     L_check_adc_3
MOV     R7,#0
RET

L_check_adc_3:
MOV     R7,#2
RET

F_ShowLED:
MOV     R7,#0
LCALL   F_check_adc
MOV     A,R7
ANL     A,#0FEH
JNZ     L_QuitCheck0
MOV     A,R7
MOV     C,ACC.0
CPL     C
MOV     P_LED0,C

L_QuitCheck0:
MOV     R7,#1
LCALL   F_check_adc
MOV     A,R7
ANL     A,#0FEH
JNZ     L_QuitCheck1
MOV     A,R7
MOV     C,ACC.0
CPL     C
MOV     P_LED1,C

L_QuitCheck1:
MOV     R7,#2
LCALL   F_check_adc
MOV     A,R7
ANL     A,#0FEH
JNZ     L_QuitCheck2
MOV     A,R7
MOV     C,ACC.0
CPL     C
MOV     P_LED2,C

L_QuitCheck2:
MOV     R7,#3
LCALL   F_check_adc
MOV     A,R7
ANL     A,#0FEH
JNZ     L_QuitCheck3
MOV     A,R7
MOV     C,ACC.0
CPL     C
MOV     P_LED3,C

L_QuitCheck3:

```

```

MOV R7,#4
LCALL F_check_adc
MOV A,R7
ANL A,#0FEH
JNZ L_QuitCheck4
MOV A,R7
MOV C,ACC.0
CPL C
MOV P_LED4,C

L_QuitCheck4:
MOV R7,#5
LCALL F_check_adc
MOV A,R7
ANL A,#0FEH
JNZ L_QuitCheck5
MOV A,R7
MOV C,ACC.0
CPL C
MOV P_LED5,C

L_QuitCheck5:
MOV R7,#6
LCALL F_check_adc
MOV A,R7
ANL A,#0FEH
JNZ L_QuitCheck6
MOV A,R7
MOV C,ACC.0
CPL C
MOV P_LED6,C

L_QuitCheck6:
MOV R7,#7
LCALL F_check_adc
MOV A,R7
ANL A,#0FEH
JNZ L_QuitCheck7
MOV A,R7
MOV C,ACC.0
CPL C
MOV P_LED7,C

L_QuitCheck7:
RET

F_delay_ms:
PUSH 3
PUSH 4

L_delay_ms_1:
MOV R3,#HIGH (Fosc_KHZ / 13)
MOV R4,#LOW (Fosc_KHZ / 13)

L_delay_ms_2:
MOV A,R4
DEC R4
JNZ L_delay_ms_3
DEC R3


L_delay_ms_3:
DEC A
ORL A,R3
JNZ L_delay_ms_2
DJNZ R7,L_delay_ms_1
POP 4

```


POP 3
 RET
 END

17.4.6 ADC Make button scanning application circuit diagram


How to read the ADC key: Read the ADC value every 10ms or so, and save the last 3 readings, compare the changes for a few hours, and then judge the key. When the judgment key is valid, a certain deviation is allowed, such as a deviation of ± 16 words.



17.4.7 Reference circuit diagram for detecting negative voltage



17.4.8 Commonly used addition circuits in the application



Refer to the voltage divider circuit to get the formula 1

formula 1 : $V_o = V_{in} + i_2 * R_2$

Formula 2: $i_2 = (V_{cc} - V_{in}) / (R_1 + R_2)$ { Condition: Flow direction V_o The current } }

Substitute into the formula to get the formula 3 $R_1=R_2$

formula 3 : $i_2 = (V_{cc} - V_{in}) / 2R_2$

Substitute the formula into the formula to get the formula 4

formula 4 : $V_o = (V_{cc} + V_{in}) / 2$

According to the formula, the above circuit can be regarded as an addition circuit.

In the analog-to-digital conversion measurement of the single-chip microcomputer, the measured voltage is V_o . You can use plus is required to be greater than and less than. At this time, there are certain requirements for the range of change of the measured voltage :

Substituting the above conditions into the formula can get the following

$(V_{cc} + V_{in}) / 2 > 0$

$V_{in} > -V_{cc}$ That

$(V_{cc} + V_{in}) / 2 < V_{cc}$

is, that is


The above formula can be combined : $V_{cc} < V_{in} < V_{cc}$

18 PCA/CCP/PWM

application

The series of microcontrollers are integrated with a 16-bit counter array (PCA/CCP/PWM) Module, can be used for software timing Device, external pulse capture, high-speed pulse output and pulse width modulated output.

The interior contains a special Bit counter, group PCA The modules are all connected to the structure diagram of the counter is as follows



PCA counter structure diagram

18.1 PCA Related registers

symbol	description	address	Bit address and symbol								Reset value
			B7	B6	B5	B4	B3	B2	B1	B0	
CCON	PCA Control register	D8H	CF	CR	-	-	CCF3	CCF2	CCF1	CCF0	00xx,x000
CMOD	PCA Mode register module	D9H	CIDL	-	-	-	CPS[2:0]			ECF	0xxx,0000
CCAPM0	PCA Mode control register 0	DAH	-	ECOM0	CCAPP0	CCAPN0	MAT0	TOG0	PWM0	ECCF0 x000,0000	
CCAPM1	PCA Module mode control register 1	DBH	-	ECOM1	CCAPP1	CCAPN1	MAT1	TOG1	PWM1	ECCF1 x000,0000	
CCAPM2	PCA Module mode control register 2	DCH	-	ECOM2	CCAPP2	CCAPN2	MAT2	TOG2	PWM2	ECCF2 x000,0000	
CCAPM3	PCA Module mode control register 3	FD54H	-	ECOM3	CCAPP3	CCAPN3	MAT3	TOG3	PWM3	ECCF3 x000,0000	
CL	PCA Counter low byte	E9H									0000,0000
CCAP0L	PCA Module low byte 0	EAH									0000,0000
CCAP1L	PCA Module low byte 1	EBH									0000,0000
CCAP2L	PCA Module low byte 2	ECH									0000,0000
CCAP3L	PCA Module low byte 3	FD55H									0000,0000
PCA_PWM0	PCA0 of PWM Mode register	F2H	EBS0[1:0]		XCCAP0H[1:0]		XCCAP0L[1:0]		EPC0H	EPC0L	0000,0000
PCA_PWM1	PCA1 of PWM Mode register	F3H	EBS1[1:0]		XCCAP1H[1:0]		XCCAP1L[1:0]		EPC1H	EPC1L	0000,0000
PCA_PWM2	PCA2 of PWM Mode register	F4H	EBS2[1:0]		XCCAP2H[1:0]		XCCAP2L[1:0]		EPC2H	EPC2L	0000,0000
PCA_PWM3	PCA3 of PWM Mode register	FD57H	EBS3[1:0]		XCCAP3H[1:0]		XCCAP3L[1:0]		EPC3H	EPC3L	0000,0000
CH	PCA Counter high byte	F9H									0000,0000
CCAP0H	PCA module 0 High byte	FAH									0000,0000
CCAP1H	PCA module 1 High byte	FBH									0000,0000
CCAP2H	PCA Module-high byte	FCH									0000,0000
CCAP3H	PCA Module high byte 3	FD56H									0000,0000

18.1.1 PCA Control register (CCON)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
CCON	D8H	CF	CR	-	-	CCF3	CCF2	CCF1	CCF0

CF: PCA The counter overflows the interrupt flag. When the bit counter counts that an overflow occurs, the hardware automatically

CPU Make an interrupt request. This flag needs

CR: The counter allows control bits

0: Stop count PCA

1: start count PCA

CCFn (n=0,1,2,3): Module interrupt flag. When the module is matched or captured, the hardware automatically sends this

CPU Make an interrupt request. This flag needs to be cleared by the software.

18.1.2 PCA Mode register (CMOD)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
CMOD	D9H	CIDL	-	-	-	CPS[2:0]			ECF

CIDL: Whether to stop in idle mode count.

PCA

0: In idle mode PCA PCA

1: In idle mode Counting pulse source selection bit

CPS[2:0]	Input clock source PCA
000	System clock _{/12}
001	System clock _{/2}
010	Timer Overflow pulse
011	ECI 0
100	External input clock of the pin System clock
101	system clock _{/4}
110	System clock _{/6}
111	System clock _{/8}

ECF: PCA The counter overflows the interrupt permission bit.

0: Prohibited Counter overflow interrupt PCA

1: Enable Counter overflow interrupt

18.1.3 PCA Counter register (CL, CH)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
CL	E9H								
CH	F9H								

by and CEH The two bytes are combined in a bit counter. Is low 8 Bit counter, CH For high 8 Bit counter. each PCA
clock 16 and the counter is automatically added.

18.1.4 PCA Module mode control register (CCAPMn)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
CCAPM0	DAH	-	ECOM0	CCAPP0	CCAPN0	MAT0	TOG0	PWM0	ECCF0
CCAPM1	DBH	-	ECOM1	CCAPP1	CCAPN1	MAT1	TOG1	PWM1	ECCF1
CCAPM2	DCH	-	ECOM2	CCAPP2	CCAPN2	MAT2	TOG2	PWM2	ECCF2
CCAPM3	FD54H	-	ECOM3	CCAPP3	CCAPN3	MAT3	TOG3	PWM3	ECCF3

ECOMn: Allow module comparison function
CCAPPn: Allow module Perform rising edge capture
CCAPNn: Allow module
MATn: Allow module Matching function of capture
TOGn: Allow module , high-speed pulse output
PWMn: Allow module function of the module on output
ECCFn: Allow module function of the module Module matching/Capture interrupt

18.1.5 PCA Module mode capture value, Comparison value register (CCAPnH)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
CCAP0L	EAH								
CCAP1L	EBH								
CCAP2L	ECH								
CCAP3L	FD55H								
CCAP0H	FAH								
CCAP1H	FBH								
CCAP2H	FCH								
CCAP3H	FD56H								

when PCA When the module capture function is enabled , Used to save the sum when the capture occurs value (CCAPnL and CCAPnH)
CCAPnL When the module comparison function is enabled, The controller will send the current count value in and stored in CCAPnL. And the controller
PCA when PCA The values in are compared, and the comparison result will be sent to the controller. When the module matching function is enabled, the current
CCAPnH values in the current are compared with the values stored in and CCAPnH , and gives
CL Compare the values in to see if they match (equal)
Matching result. CH CCAPnL and

18.1.6 PCA module PWM Mode control register (PCA_PWMn)

symbol	address	B7	B6	B4	B2 B3	B1	B0
PCA_PWM0	F2H	EBS0[1:0]	B5 XCCAP0H[1:0]	XCCAP0L[1:0]	EPC0H	EPC0L	
PCA_PWM1	F3H	EBS1[1:0]	XCCAP1H[1:0]	XCCAP1L[1:0]	EPC1H	EPC1L	
PCA_PWM2	F4H	EBS2[1:0]	XCCAP2H[1:0]	XCCAP2L[1:0]	EPC2H	EPC2L	
PCA_PWM3	FD57H	EBS3[1:0]	XCCAP3H[1:0]	XCCAP3L[1:0]	EPC3H	EPC3L	

EBSn[1:0] : PCA Module of PWM Digit control

EBSn[1:0]	Number of digits PWM	Overload	Compare
00	8 position	value {EPCnH,	values {EPCnL,
01	7 position	CCAPnH[7:0] {EPCnH, CCAPnH[6:0]}	CCAPnL[7:0] {EPCnL, CCAPnL[6:0]}
10	6 position	{EPCnH, CCAPnH[5:0]}	{EPCnL, CCAPnL[5:0]}
11	10 PWM	{EPCnH, XCCAPnH[1:0], CCAPnH[7:0]}	{EPCnL, XCCAPnL[1:0], CCAPnL[7:0]}

XCCAPnH[1:0] : 10 The first and second PWM 10 The overloaded value of the bit, the comparison value of the bit

XCCAPnL[1:0] : The first and second 9 bit, the highest bit of the overload value (8 bit)

EPCnH : PWM 10 PWM 9 The first place, the first place The first place, the first place

EPCnL : PWM 10 PWM 8 The first place, the first place The first place, the first place

The first PWM Bit)

When overloading the value, you must first write the upper two digits XCCAPnH[7:0]

Note: In the update 10

Working mode 18.2 PCA

STC12H

A total of series of microcontrollers


Modules, each group of modules can independently set the working mode. The mode settings are a

PCA								Module function
-	ECOMn	CAPPn	4 CCAPMn	MATn	TOGn	PWMn	ECCFn	
-	0	0	CAPn 0	0	0	0	0	No operation
-	1	0	0	0	0	1	0	bit Mode, no interruption PWM
-	1	1	0	0	0	1	1	6/7/8/10 PWM position Mode, generating a rising edge interrupt
-	1	0	1	0	0	1	1	6/7/8/10 6/7/8/10 PWM mode, generating a falling edge interrupt
-	1	1	1	0	0	1	1	6/7/8/10 bit PWM Mode, generating edge interrupt
-	0	1	0	0	0	0	x	16 bit, rising edge capture
-	0	0	1	0	0	0	x	16 bit, falling edge capture bit
-	0	1	1	0	0	0	x	16 Bit edge capture
-	1	0	0	1	0	0	x	16 bit software timer bit high-speed
-	1	0	0	1	1	0	x	16 pulse output

18.2.1 Capture mode

To make a PCA The module works in capture mode, register in At least one must be set
 (It can also be set in both positions) When the module is operating in capture mode, the external of the module
 Line sampling. When a valid transition is sampled controller will immediately PCA CAP0/CAP1/CAP2. The input of the pin transitions into
 PCA The count value IN is loaded into the capture of the m
 At the same time will The corresponding in the register set if CCAPMn in ECCFn bit
 Register and CCAPnL PCA The interrupt entry address of the module is shared, so it needs to be judged in the interrupt
 is set to an interrupt will be generated. Due to all
 The interrupt is which module generated the interrupt, and note that the interrupt flag needs to be cleared by the software.


PCA The structure diagram of the module working in capture mode is shown in the following figure :



18.2.2 Software timer mode

By setting Register of $CCAPMn$ and MAT Bit, can make The module is used as a software Counter value and Capture the value of the register with the module and compare, when the two are equal, will be Set, if $CCAPMn$ in $ECCFn$ An interrupt will be generated when it is Set, if $ECCFn$ bit needs to be cleared by the software.


The structure diagram of the module operating in the software timer mode is shown in the following figure :



18.2.3 High-speed pulse output mode

When the count value of the counter matches the value of the module capture register, the output will be flipped. To be modular Activate the high-speed pulse output mode, $CCAPMn$ Sum of registers $TOGn$, $MATn$, $ECOMn$ All positions must be set.

The structure diagram of the module operating in the high-speed pulse output mode is shown in the following figure :



18.2.4 PWM Pulse width modulation mode and frequency calculation formula

18.2.4.1 8 bit PWM pattern

Pulse width modulation is a technique that uses a program to control the duty cycle, period, and phase waveforms of a waveform, drive

D/A

It is widely used for bit conversion and on-bit occasions. The modules of the Series 12C microcontrollers can be functions work by setting their register memory CCAPMn of PWMn and ECOMn or PWM

The position must be set. 10

The module works in place Mode, at this time will {0,CL[7:0]}

Use one in the

Make a comparison. when {EPCnL,CCAPnL[7:0]}

The module works in bit PWM In mode, since all modules have a total of

register and the capture register. The output duty cycle of each module uses registers

Set it up. when {0,CL[7:0]}

The value is {EPCnL,CCAPnL[7:0]}

When the output is low; when CL[7:0]

The value is equal to or

less than greater than {EPCnL,CCAPnL[7:0]}

When the output is high. when CL[7:0] The value is determined by

When it overflows, {EPCnH,CCAPnH[7:0]}

Reload the content to {EPCnL,CCAPnL[7:0]}

in. This allows for interference-free updates

PCA clock input source frequency


Bit mode PWM Frequency = $\frac{\text{PCA clock input source frequency}}{256}$

When EPCnH=0 and CCAPnH=00H, the PWM fixed output is high
 . When EPCnH=1 and CCAPnH=FFH, the PWM fixed output is low.

PCA


The module works in bit PWM

The structure diagram of the pattern is shown in the figure below :




18.2.4.2 7 bit PWM pattern

Set to $\{0, CL[6:0]\}$ The module works in place Mode, at this time will $\{0, CL[6:0]\}$
 Use one in the $\{EPCnL, CCAPnL[6:0]\}$ Make a comparison. when $\{EPCnL, CCAPnL[6:0]\}$ The module works in $\{0, CL[6:0]\}$ In mode, since all modules have a total of
 register and the capture register. The output duty cycle of each module uses registers
 Set it up. when $\{0, CL[6:0]\}$ The value is $\{EPCnL, CCAPnL[6:0]\}$ When the output is low; when $\{0, CL[6:0]\}$ The value is equal to or
 less than greater than $\{EPCnL, CCAPnL[6:0]\}$ When the output is high. when $\{0, CL[6:0]\}$ The value is determined by $\{EPCnL, CCAPnL[6:0]\}$ When it overflows,
 Reload the content to $\{EPCnL, CCAPnL[6:0]\}$ in. This allows for interference-free updates




PCA The module works in $\{0, CL[6:0]\}$ The structure diagram of the pattern is shown in the figure below :




18.2.4.3 6 bit PWM pattern

PCA_PWMn EBSn[1:0] Set to The module works in place Mode, at this time will {0,CL[5:0]}
 Use one in the {EPCnL,CCAPnL[5:0]} Make a comparison. when PCA The module works in In mode, since all modules have a total of
 register and the capture register. The output duty cycle of each module uses registers
 counters, and they have the same output frequency. The value is {EPCnL,CCAPnL[5:0]} When the output is low; when {0,CL[5:0]}
 Set it up. when {0,CL[5:0]} The value is less than greater than {EPCnL,CCAPnL[5:0]} When the output is high. when CL[5:0] The value is determined by When it overflows, {EPCnL,CCAPnH[5:0]}
 Reload the content to {EPCnL,CCAPnL[5:0]} in. This allows for interference-free updates



PCA The module works in PWM The structure diagram of the pattern is shown in the figure below :



18.2.4.4 10 bit PWM pattern

PCA_PWMn In the register EBSn[1:0] Set to 11 when PCA module n Work in 10 bit Mode, at this time will PWM

With capture {CH[1:0],CL[7:0]} Make a comparison. when {EPCnL,XCCAPnL[1:0],CCAPnL[7:0]} The module works in 10PCA

register bits, mode, since all modules share one PCA Counters, all of them have the same output frequency. The output duty cycle of each

Better than using a register {EPCnL,XCCAPnL[1:0],CCAPnL[7:0]} Set it up. when {CH[1:0],CL[7:0]} The value of is less than the va

{EPCnL,XCCAPnL[1:0],CCAPnL[7:0]} When, the output is low; {CH[1:0],CL[7:0]} of is equal to or greater than

{EPCnL,XCCAPnL[1:0],CCAPnL[7:0]} when, the output is high. when {CH[1:0],CL[7:0]} The value is determined by 3FF become 00 overflow

When, so that you can achieve Reload the content to {EPCnL,XCCAPnL[1:0],CCAPnL[7:0]} in.


interference-free updates PWM

PCA clock input source frequency

10-bit mode PWM Frequency= $\frac{\text{PCA clock input source frequency}}{1024}$

When EPCnH=0, XCCAP0H=0 and CCAPnH=00H, the PWM fixed output is high
 when EPCnH=1, XCCAP0H=3 and CCAPnH=FFH, the PWM fixed output is low

PCA The module works in PWM The structure diagram of the pattern is shown in the figure below :




18.2.4.5 How to control PWM Fixed output, high level/low level

Dangdang PCA_PWMn &= 0xC0 , CCAPnH = 0x00 when , PWM Fixed output high level

PCA_PWMn |= 0x3F , CCAPnH = 0xFF when , PWM fixed output low level

18.3 use CCP/PCA/PWM Module implementation 16-bit DAC Reference circuit diagram of




如应用简单，可无需基准参考电压源，直接与Vcc比较即可。

利用CCP/PCA模块的高速脉冲输出功能实现9-16位PWM来实现9-16位DAC，或用本身的硬件8位PWM来实现8位DAC。单片机本身也有10位ADC。

提示:

- (1) PWM频率越高，输出波形越平滑。
- (2) 如果工作电压为5V，需输出1V电压，则设置高电平为1/5，低电平为4/5，则PWM输出电压就为1V。
- (3) 如果要输出高精度电压，建议用A/D检测输出的电压值，然后根据A/D检测的电压值逐步调整到所需要的电压。

基准参考电压源TL431B



SOT23-3封装, RMB ¥0.15-0.3

基准参考电压源TL431B的符号



如应用简单，可无需基准参考电压源，直接与Vcc比较即可。

18.4 Sample program

18.4.1 PCA output PWM (6/7/8/10 Bit)

C Language code

```
// The test operating frequency is
// 11.0592MHz;
```

```
#include "reg51.h"
#include "intrins.h"

sfr
    sbit CF      CCON      = 0xd8;
    sbit CR      = CCON^7;
    sbit CCF2    = CCON^6;
    sbit CCF1    = CCON^2;
    sbit CCF0    = CCON^1;
    sbit CCF0    = CCON^0;
    sfr CMOD     = 0xd9;
    sfr CL       = 0xe9;
    sfr CH       = 0xf9;
    sfr CCAPM0   = 0xda;
    sfr CCAP0L   = 0xea;
    sfr CCAP0H   = 0xfa;
    sfr PCA_PWM0 = 0xf2;
    sfr CCAPM1   = 0xdb;
    sfr CCAP1L   = 0xeb;
    sfr CCAP1H   = 0xfb;
    sfr PCA_PWM1 = 0xdc;
    sfr CCAPM2   = 0xec;
    sfr CCAP2L   = 0xfc;
    sfr CCAP2H   = 0xf4;
    sfr PCA_PWM2

    sfr P0M1     = 0x93;
    sfr P0M0     = 0x94;
    sfr P1M1     = 0x91;
    sfr P1M0     = 0x92;
    sfr P2M1     = 0x95;
    sfr P2M0     = 0x96;
    sfr P3M1     = 0xb1;
    sfr P3M0     = 0xb2;
    sfr P4M1     = 0xb3;
    sfr P4M0     = 0xb4;
    sfr P5M1     = 0xe9;
    sfr P5M0     = 0xea;

void main()
{

    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
```

```

PAM1 = 0x00;

P5M0 = 0x00;

P5M1 = 0x00;

CCON = 0x00;

CMOD = 0x08; //PCA The clock is the system clock

CL = 0x00;

CH = 0x00;

--6 bit// PWM
CCAPM0 = 0x42;

PCA_PWM0 = 0x80;
CCAP0L = 0x20;
CCAP0H = 0x20; //PCA Working mode
//PCA PWM bit
//PCA 50%[(40H-20H)/40H]
//PWM The duty cycle is 6

--7 bit// PWM
CCAPM1 = 0x42;
PCA_PWM1 = 0x40;
CCAP1L = 0x20;
CCAP1H = 0x20; //PCA Working mode
//PCA PWM bit
//PCA 75%[(80H-20H)/80H]
//PWM The duty cycle is 7

--8 bit// PWM
// CCAPM2 = 0x42;
// PCA_PWM2 = 0x00;
// CCAP2L = 0x20;
// CCAP2H = 0x20; //PCA Working mode
//PCA PWM bit
//PCA 87.5%[(100H-20H)/100H]
//PWM The duty cycle is 8

//10 bit PWM
CCAPM2 = 0x42;
PCA_PWM2 = 0xc0;
CCAP2L = 0x20;
CCAP2H = 0x20;
CR = 1; //Start PCA Timer

while (1);
}

```

Assembly code

The test operating frequency is 11.0592MHz

CCON	DATA	0D8H
CF	BIT	CCON.
CR	BIT	7
CCF2	BIT	CCON. 6 CCON.
CCF1	BIT	2 CCON.
CCF0	BIT	1 CCON.
CMOD	DATA	0 0D9H
CL	DATA	0E9H
CH	DATA	0F9H
CCAPM0	DATA	0DAH
CCAP0L	DATA	0EAH
CCAP0H	DATA	0FAH
PCA_PWM0	DATA	0F2H
CCAPM1	DATA	0DBH
CCAP1L	DATA	0EBH
CCAP1H	DATA	0FBH
PCA_PWM1	DATA	0F3H
CCAPM2	DATA	0DCH
CCAP2L	DATA	0ECH
CCAP2H	DATA	0FCH
PCA_PWM2	DATA	0F4H

```

P0M1      DATA      093H
P0M0      DATA      094H
P1M1      DATA      091H
P1M0      DATA      092H
P2M1      DATA      095H
P2M0      DATA      096H
P3M1      DATA      0B1H
P3M0      DATA      0B2H
P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H
P5M0      DATA      0CAH

```

```

ORG       0000H
LJMP     MAIN

```

```

ORG       0100H

```

MAIN:

```

MOV      SP, #5FH
MOV      P0M0, #00H
MOV      P0M1, #00H
MOV      P1M0, #00H
MOV      P1M1, #00H
MOV      P2M0, #00H
MOV      P2M1, #00H
MOV      P3M0, #00H
MOV      P3M1, #00H
MOV      P4M0, #00H
MOV      P4M1, #00H
MOV      P5M0, #00H
MOV      P5M1, #00H

```

```

MOV      CCON, #00H
MOV      CMOD, #08H
MOV      CL, #00H
MOV      CH, #0H

```

--6 bit;

PWM

```

MOV      CCAPM0, #42H
MOV      PCA_PWM0, #80H
MOV      CCAP0L, #20H
MOV      CCAP0H, #20H

```

;PCA The clock is the system clock

;PCA Module The working mode is 6 bit PWM

;PCA module is 6 bit PWM

;PWM The duty cycle is 60%[(40H-20H)/40H]

--7 bit;

PWM

```

MOV      CCAPM1, #42H
MOV      PCA_PWM1, #40H
MOV      CCAP1L, #20H
MOV      CCAP1H, #20H

```

;PCA Module The working mode is 7 bit PWM

;PCA module is 7 bit PWM

;PWM The duty cycle is 75%[(80H-20H)/80H]

--8 bit;

PWM

```

MOV      CCAPM2, #42H
MOV      PCA_PWM2, #00H
MOV      CCAP2L, #20H
MOV      CCAP2H, #20H

```

;PCA Module The working mode is 8 bit PWM

;PCA module is 8 bit PWM

;PWM The duty cycle is 87.5%[(100H-20H)/100H]

--10 bit;

bit PWM

```

MOV      CCAPM2, #42H
MOV      PCA_PWM2, #0C0H
MOV      CCAP2L, #20H
MOV      CCAP2H, #20H
SETB    CR

```

;PCA Module Working mode PWM

;PCA module is 10 bit PWM

;PWM cycle is 96.875%[(400H-20H)/400H]

;Start PCA Timer

```

JMP     $

```


END

18.4.2 PCA Capture and measure pulse width

C Language code

// The test operating frequency is
11.0592MHz;

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```
sfr
```

```

sbit CF          CCON          = 0xd8;
                = CCON^7;
sbit CR          = CCON^6;
sbit CCF2        = CCON^5;
sbit CCF1        = CCON^4;
sbit CCF0        = CCON^3;
sfr CMOD         = 0xd9;
sfr CL           = 0xe9;
sfr CH           = 0xf9;
sfr CCAPM0       = 0xda;
sfr CCAP0L       = 0xea;
sfr CCAP0H       = 0xfa;
sfr PCA_PWM0     = 0xf2;
sfr CCAPM1       = 0xdb;
sfr CCAP1L       = 0xeb;
sfr CCAP1H       = 0xfb;
sfr PCA_PWM1     = 0xdc;
sfr CCAPM2       = 0xec;
sfr CCAP2L       = 0xfc;
sfr CCAP2H       = 0xf4;
sfr PCA_PWM2
sfr P0M1
sfr P0M0         = 0x93;
sfr P1M1         = 0x94;
sfr P1M0         = 0x91;
sfr P2M1         = 0x92;
sfr P2M0         = 0x95;
sfr P3M1         = 0xb1;
sfr P3M0         = 0xb2;
sfr P4M1         = 0xb3;
sfr P4M0         = 0xb4;
sfr P5M1         = 0xc9;
sfr P5M0         = 0xca;

```

```
unsigned char
```

```
unsigned long
```

```
unsigned long
```

```
unsigned long
```

```
cnt;
```

```
count0;
```

```
count1;
```

```
length;
```

```

PCA // Timing overflow times
Store // the last captured value of the record //
PCA // The length of capture value to be the signal

```

```
void PCA_Isr() interrupt 7
```

```
{
```

```
    if (CF)
```

```
{
```

```

CF = 0;
cnt++; //PCA Timing overflow times +1
}
if (CCF0)
{
    CCF0 = 0;
    count0 = count1; // Back up the last captured value
    ((unsigned char *)&count1)[3] = CCAP0L;
    ((unsigned char *)&count1)[2] = CCAP0H;
    ((unsigned char *)&count1)[1] = cnt;
    ((unsigned char *)&count1)[0] = 0;
    length = count1 - count0; //length What is saved is the captured pulse width
}
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;

    cnt = 0; //User variable initialization
    count0 = 0;
    count1 = 0;
    length = 0;
    CCON = 0x00;
    CMOD = 0x09; //PCA The clock is the system clock. Timing interruption
    CL = 0x00;
    CH = 0x00;
    CCAPM0 = 0x11; //PCA 0 The module is bit capture mode (falling edge capture)
    // CCAPM0 = 0x21; //PCA 0 The module is bit capture mode (rising edge capture)
    // CCAPM0 = 0x31; //PCA 0 The module is bit capture mode (edge capture)
    CCAP0L = 0x00;
    CCAP0H = 0x00;
    //Start PCA Timer
    CR = 1;
    EA = 1;
    while (1);
}

```

Assembly code

The test operating frequency is
11.0592MHz

CCON	DATA	0D8H
CF	BIT	CCON. 7
CR	BIT	CCON. 6
CCF2	BIT	CCON. 2
CCF1	BIT	CCON. 1
CCF0	BIT	CCON. 0

<i>CMOD</i>	<i>DATA</i>	<i>0D9H</i>	
<i>CL</i>	<i>DATA</i>	<i>0E9H</i>	
<i>CH</i>	<i>DATA</i>	<i>0F9H</i>	
<i>CCAPM0</i>	<i>DATA</i>	<i>0DAH</i>	
<i>CCAP0L</i>	<i>DATA</i>	<i>0EAH</i>	
<i>CCAP0H</i>	<i>DATA</i>	<i>0FAH</i>	
<i>PCA_PWM0</i>	<i>DATA</i>	<i>0F2H</i>	
<i>CCAPM1</i>	<i>DATA</i>	<i>0DBH</i>	
<i>CCAP1L</i>	<i>DATA</i>	<i>0EBH</i>	
<i>CCAP1H</i>	<i>DATA</i>	<i>0FBH</i>	
<i>PCA_PWM1</i>	<i>DATA</i>	<i>0F3H</i>	
<i>CCAPM2</i>	<i>DATA</i>	<i>0DCH</i>	
<i>CCAP2L</i>	<i>DATA</i>	<i>0ECH</i>	
<i>CCAP2H</i>	<i>DATA</i>	<i>0FCH</i>	
<i>PCA_PWM2</i>	<i>DATA</i>	<i>0F4H</i>	
<i>CNT</i>	<i>DATA</i>	<i>20H</i>	
<i>COUNT0</i>	<i>DATA</i>	<i>21H</i>	;3 bytes
<i>COUNT1</i>	<i>DATA</i>	<i>24H</i>	;3 bytes
<i>LENGTH</i>	<i>DATA</i>	<i>27H</i>	;3 bytes, (COUNT1-COUNT0)
<i>P0M1</i>	<i>DATA</i>	<i>093H</i>	
<i>P0M0</i>	<i>DATA</i>	<i>094H</i>	
<i>P1M1</i>	<i>DATA</i>	<i>091H</i>	
<i>P1M0</i>	<i>DATA</i>	<i>092H</i>	
<i>P2M1</i>	<i>DATA</i>	<i>095H</i>	
<i>P2M0</i>	<i>DATA</i>	<i>096H</i>	
<i>P3M1</i>	<i>DATA</i>	<i>0B1H</i>	
<i>P3M0</i>	<i>DATA</i>	<i>0B2H</i>	
<i>P4M1</i>	<i>DATA</i>	<i>0B3H</i>	
<i>P4M0</i>	<i>DATA</i>	<i>0B4H</i>	
<i>P5M1</i>	<i>DATA</i>	<i>0C9H</i>	
<i>P5M0</i>	<i>DATA</i>	<i>0CAH</i>	
	<i>ORG</i>	<i>0000H</i>	
	<i>LJMP</i>	<i>MAIN</i>	
	<i>ORG</i>	<i>003BH</i>	
	<i>LJMP</i>	<i>PCAIRS</i>	
	<i>ORG</i>	<i>0100H</i>	
<i>PCAIRS:</i>			
	<i>PUSH</i>	<i>ACC</i>	
	<i>PUSH</i>	<i>PSW</i>	
	<i>JNB</i>	<i>CF,CHECKCCF0</i>	
	<i>CLR</i>	<i>CF</i>	Clear interrupt sign
	<i>INC</i>	<i>CNT</i>	;PCA Timing overflow times ₋₁
<i>CHECKCCF0:</i>			
	<i>JNB</i>	<i>CCF0,ISREXIT</i>	
	<i>CLR</i>	<i>CCF0</i>	
	<i>MOV</i>	<i>COUNT0,COUNT1</i>	; Back up the last captured value
	<i>MOV</i>	<i>COUNT0+1,COUNT1+1</i>	
	<i>MOV</i>	<i>COUNT0+2,COUNT1+2</i>	
	<i>MOV</i>	<i>COUNT1,CNT</i>	Save the captured value this time
	<i>MOV</i>	<i>COUNT1+1,CCAP0H</i>	
	<i>MOV</i>	<i>COUNT1+2,CCAP0L</i>	
	<i>CLR</i>	<i>C</i>	
	<i>MOV</i>	<i>A,COUNT1+2</i>	; Calculate the capture difference between the two times
	<i>SUBB</i>	<i>A,COUNT0+2</i>	
	<i>MOV</i>	<i>LENGTH+2,A</i>	

```

MOV     A,COUNTI+1
SUBB   A,COUNT0+1
MOV     LENGTH+1,A
MOV     A,COUNTI
SUBB   A,COUNT0
MOV     LENGTH,A           ;LENGTH      What is saved is the captured pulse width

ISREXIT:
POP     PSW
POP     ACC
RETI

MAIN:
MOV     SP,#5FH
MOV     P0M0,#00H
MOV     P0M1,#00H
MOV     P1M0,#00H
MOV     P1M1,#00H
MOV     P2M0,#00H
MOV     P2M1,#00H
MOV     P3M0,#00H
MOV     P3M1,#00H
MOV     P4M0,#00H
MOV     P4M1,#00H
MOV     P5M0,#00H
MOV     P5M1,#00H

CLR     A
MOV     CNT,A             ;User variable initialization
MOV     COUNT0,A
MOV     COUNT0+1,A
MOV     COUNT0+2,A
MOV     COUNT1,A
MOV     COUNT1+1,A
MOV     COUNT1+2,A
MOV     LENGTH,A
MOV     LENGTH+1,A
MOV     LENGTH+2,A

MOV     CCON,#00H
MOV     CMOD,#09H        ;PCA      The clock is the system clock, Timing interruption
MOV     CL,#00H
MOV     CH,#0H
MOV     CCAPM0,#11H     ;PCA      Module For 16 Bit capture mode (falling edge capture)
MOV     CCAPM0,#21H     ;PCA      0 for 16 Bit capture mode (rising edge capture)
MOV     CCAPM0,#31H     ;PCA      module module 0 for 16 Bit capture mode (edge capture)
MOV     CCAP0L,#00H
MOV     CCAP0H,#00H
SETB   CR               ;Start PCA Timer
SETB   EA

JMP     S

END

```

18.4.3 PCA realize 16 Bit software timing

C Language code

// The test operating frequency is
11.0592MHz;

```
#include "reg51. h"
#include "intrins. h"

#define      T50HZ      (11059200L / 12 / 2 / 50)

sfr CCON
sbit CF
sbit CR
sbit CCF2
sbit CCF1
sbit CCF0
sfr CMOD
sfr CL
sfr CH
sfr CCAPM0
sfr CCAP0L
sfr CCAP0H
sfr PCA_PWM0
sfr CCAPM1
sfr CCAP1L
sfr CCAP1H
sfr PCA_PWM1
sfr CCAPM2
sfr CCAP2L
sfr CCAP2H
sfr PCA_PWM2
sfr P0M1
sfr P0M0
sfr P1M1
sfr P1M0
sfr P2M1
sfr P2M0
sfr P3M1
sfr P3M0
sfr P4M1
sfr P4M0
sfr P5M1
sfr P5M0
sbit P10
unsigned int
value;
```

```
void PCA_Isr() interrupt 7
```

```
{
    CCF0 = 0;
    CCAP0L = value;
    CCAP0H = value >> 8;
    value += T50HZ;
    P10 = ! P10;
}
```

// Test port

```
void main()
```

```
{
```

```

P0M0 = 0x00;
P0M1 = 0x00;
P1M0 = 0x00;
P1M1 = 0x00;
P2M0 = 0x00;
P2M1 = 0x00;
P3M0 = 0x00;
P3M1 = 0x00;
P4M0 = 0x00;
P4M1 = 0x00;
P5M0 = 0x00;
P5M1 = 0x00;
CCON = 0x00;
CMOD = 0x00;
CL = 0x00; //PCA The clock is the system clock12
CH = 0x00;
CCAPM0 = 0x49; //PCA The module is Bit timer mode

value = T50HZ;
CCAP0L = value;
CCAP0H = value >> 8;
value += T50HZ;
CR = 1; //Start PCA Timer
EA = 1;
while (1);
}

```

Assembly code

The test operating frequency is 11.0592MHz

CCON	DATA	0D8H	
CF	BIT	CCON.	
CR	BIT	7	
CCF2	BIT	CCON. 6 CCON.	
CCF1	BIT	2 CCON.	
CCF0	BIT	1 CCON.	
CMOD	DATA	0 0D9H	
CL	DATA	0E9H	
CH	DATA	0F9H	
CCAPM0	DATA	0DAH	
CCAP0L	DATA	0EAH	
CCAP0H	DATA	0FAH	
PCA_PWM0	DATA	0F2H	
CCAPM1	DATA	0DBH	
CCAP1L	DATA	0EBH	
CCAP1H	DATA	0FBH	
PCA_PWM1	DATA	0F3H	
CCAPM2	DATA	0DCH	
CCAP2L	DATA	0ECH	
CCAP2H	DATA	0FCH	
PCA_PWM2	DATA	0F4H	
T50HZ	EQU	2400H	;11059200/12/2/50
P0M1	DATA	093H	
P0M0	DATA	094H	
P1M1	DATA	091H	

```

P1M0      DATA      092H
P2M1      DATA      095H
P2M0      DATA      096H
P3M1      DATA      0B1H
P3M0      DATA      0B2H
P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H
P5M0      DATA      0CAH

```

```

ORG       0000H
LJMP     MAIN
ORG       003BH
LJMP     PCAISR

```

```

ORG       0100H

```

PCAISR:

```

PUSH     ACC
PUSH     PSW
CLR      CCF0
MOV      A,CCAP0L
ADD      A,#LOW T50HZ
MOV      CCAP0L,A
MOV      A,CCAP0H
ADDC     A,#HIGH T50HZ
MOV      CCAP0H,A
CPL     P1.0
POP      PSW
POP      ACC
RETI

```

MAIN:

```

MOV      SP,#5FH
MOV      P0M0,#00H
MOV      P0M1,#00H
MOV      P1M0,#00H
MOV      P1M1,#00H
MOV      P2M0,#00H
MOV      P2M1,#00H
MOV      P3M0,#00H
MOV      P3M1,#00H
MOV      P4M0,#00H
MOV      P4M1,#00H
MOV      P5M0,#00H
MOV      P5M1,#00H

MOV      CCON,#00H
MOV      CMOD,#00H
MOV      CL,#00H
MOV      CH,#0H
MOV      CCAPM0,#49H
MOV      CCAP0L,#LOW T50HZ
MOV      CCAP0H,#HIGH T50HZ
SETB     CR
SETB     EA

JMP      S

END

```

The flashing frequency of the test port is .

;PCA The clock is the system clock /12

;PCA module 0 for 16 Bit timer mode

;Start PCA Timer

18.4.4 PCA Output high-speed pulse

C Language code

```
// The test operating frequency is
// 11.0592MHz;
```

```
#include "reg51.h"
#include "intrins.h"
#define
sfr CCON      T38K4HZ          (11059200L / 2 / 38400)

sbit CF
sbit CR      = 0xd8;
sbit CCF2    = CCON^7;
sbit CCF1    = CCON^6;
sbit CCF0    = CCON^2;
sbit CCF0    = CCON^1;
sfr CMOD     = CCON^0;
sfr CL      = 0xd9;
sfr CH      = 0xe9;
sfr CCAPM0   = 0xf9;
sfr CCAP0L   = 0xda;
sfr CCAP0H   = 0xea;
sfr CCAP0H   = 0xfa;
sfr PCA_PWM0 = 0xf2;
sfr CCAPM1   = 0xdb;
sfr CCAP1L   = 0xeb;
sfr CCAP1H   = 0xfb;
sfr PCA_PWM1 = 0xf3;
sfr CCAPM2   = 0xdc;
sfr CCAP2L   = 0xec;
sfr CCAP2H   = 0xfc;
sfr PCA_PWM2 = 0xf4;
sfr P0M1
sfr P0M0     = 0x93;
sfr P1M1     = 0x94;
sfr P1M0     = 0x91;
sfr P2M1     = 0x92;
sfr P2M0     = 0x95;
sfr P3M1     = 0x96;
sfr P3M0     = 0xb1;
sfr P4M1     = 0xb2;
sfr P4M0     = 0xb3;
sfr P5M1     = 0xb4;
sfr P5M1     = 0xc9;
sfr P5M0     = 0xca;
unsigned int
```

```
value;
```

```
void PCA_Isr() interrupt 7
{
    CCF0 = 0;
    CCAP0L = value;
    CCAP0H = value >> 8;
    value += T38K4HZ;
}
}
```



```

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    CCON = 0x00;
    CMOD = 0x08;
    CL = 0x00; //PCA The clock is the system clock
    CH = 0x00;
    CCAPM0 = 0x4d; //PCA The module is Bit timer mode and enable pulse output

    value = T38K4HZ;
    CCAP0L = value;
    CCAP0H = value >> 8;
    value += T38K4HZ;
    CR = 1; //Start PCA Timer
    EA = 1;
    while (1);
}

```

Assembly code

The test operating frequency is
;11.0592MHz

CCON	DATA	0D8H	
CF	BIT	CCON.	
CR	BIT	7	
CCF2	BIT	CCON. 6 CCON.	
CCF1	BIT	2 CCON.	
CCF0	BIT	1 CCON.	
CMOD	DATA	0 0D9H	
CL	DATA	0E9H	
CH	DATA	0F9H	
CCAPM0	DATA	0DAH	
CCAP0L	DATA	0EAH	
CCAP0H	DATA	0FAH	
PCA_PWM0	DATA	0F2H	
CCAPM1	DATA	0DBH	
CCAP1L	DATA	0EBH	
CCAP1H	DATA	0FBH	
PCA_PWM1	DATA	0F3H	
CCAPM2	DATA	0DCH	
CCAP2L	DATA	0ECH	
CCAP2H	DATA	0FCH	
PCA_PWM2	DATA	0F4H	
T38K4HZ	EQU	90H	;11059200/2/38400

```

P0M1      DATA      093H
P0M0      DATA      094H
P1M1      DATA      091H
P1M0      DATA      092H
P2M1      DATA      095H
P2M0      DATA      096H
P3M1      DATA      0B1H
P3M0      DATA      0B2H
P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H
P5M0      DATA      0CAH

```

```

ORG      0000H
LJMP     MAIN
ORG      003BH
LJMP     PCAISR

```

```
ORG      0100H
```

PCAISR:

```

PUSH     ACC
PUSH     PSW
CLR      CCF0
MOV      A,CCAP0L
ADD      A,#LOW T38K4HZ
MOV      CCAP0L,A
MOV      A,CCAP0H
ADDC     A,#HIGH T38K4HZ
MOV      CCAP0H,A
POP      PSW
POP      ACC
RETI

```

MAIN:

```

MOV      SP,#5FH
MOV      P0M0,#00H
MOV      P0M1,#00H
MOV      P1M0,#00H
MOV      P1M1,#00H
MOV      P2M0,#00H
MOV      P2M1,#00H
MOV      P3M0,#00H
MOV      P3M1,#00H
MOV      P4M0,#00H
MOV      P4M1,#00H
MOV      P5M0,#00H
MOV      P5M1,#00H

MOV      CCON,#00H
MOV      CMOD,#08H
MOV      CL,#00H
MOV      CH,#0H
MOV      CCAPM0,#4DH
MOV      CCAP0L,#LOW T38K4HZ
MOV      CCAP0H,#HIGH T38K4HZ
SETB     CR
SETB     EA

JMP      $

```

```
;PCA The clock is the system clock
```

```
;PCA module 0 for 16 Bit timer mode and enable pulse output
```

```
;Start PCA Timer
```

END

18.4.5 PCA Extended external interrupt

C Language code

// The test operating frequency is 11.0592MHz;

```
#include "reg51.h"
#include "intrins.h"

sfr
sbit CF      CCON      = 0xd8;
sbit CR      = CCON^7;
sbit CCF2    = CCON^6;
sbit CCF1    = CCON^2;
sbit CCF0    = CCON^1;
sbit CCF0    = CCON^0;
sfr CMOD     = 0xd9;
sfr CL       = 0xe9;
sfr CH       = 0xf9;
sfr CCAPM0   = 0xda;
sfr CCAP0L   = 0xea;
sfr CCAP0H   = 0xfa;
sfr PCA_PWM0 = 0xf2;
sfr CCAPM1   = 0xdb;
sfr CCAP1L   = 0xeb;
sfr CCAP1H   = 0xfb;
sfr PCA_PWM1 = 0xdc;
sfr CCAPM2   = 0xec;
sfr CCAP2L   = 0xfc;
sfr CCAP2H   = 0xf4;
sfr PCA_PWM2

sfr P0M1     = 0x93;
sfr P0M0     = 0x94;
sfr P1M1     = 0x91;
sfr P1M0     = 0x92;
sfr P2M1     = 0x95;
sfr P2M0     = 0x96;
sfr P3M1     = 0xb1;
sfr P3M0     = 0xb2;
sfr P4M1     = 0xb3;
sfr P4M0     = 0xb4;
sfr P5M1     = 0xc9;
sfr P5M0     = 0xca;
sbit P10     = P1^0;
```

```
void PCA_Isr() interrupt 7
{
    CCF0 = 0;
    P10 = ! P10;
}
```

```
void main()
```

```

{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    CCON = 0x00;
    CMOD = 0x08; //PCA The clock is the system clock
    CL = 0x00;
    CH = 0x00;
    CCAPM0 = 0x11; //Extended external port Interrupt port for falling edge CCP0
// CCAPM0 = 0x21; //Extended external port Interrupt port for rising edge
// CCAPM0 = 0x31; //Extended external port Interrupt port for both edge interrupt port
    CCAP0L = 0;
    CCAP0H = 0;
    CR = 1; //Start PCA Timer
    EA = 1;
    while (1);
}

```

Assembly code

The test operating frequency is 11.0592MHz

CCON	DATA	0D8H
CF	BIT	CCON.
CR	BIT	7
CCF2	BIT	CCON. 6 CCON.
CCF1	BIT	2 CCON.
CCF0	BIT	1 CCON.
CMOD	DATA	0 0D9H
CL	DATA	0E9H
CH	DATA	0F9H
CCAPM0	DATA	0DAH
CCAP0L	DATA	0EAH
CCAP0H	DATA	0FAH
PCA_PWM0	DATA	0F2H
CCAPM1	DATA	0DBH
CCAP1L	DATA	0EBH
CCAP1H	DATA	0FBH
PCA_PWM1	DATA	0F3H
CCAPM2	DATA	0DCH
CCAP2L	DATA	0ECH
CCAP2H	DATA	0FCH
PCA_PWM2	DATA	0F4H
P0M1	DATA	093H
P0M0	DATA	094H
P1M1	DATA	091H
P1M0	DATA	092H

```

P2M1      DATA      095H
P2M0      DATA      096H
P3M1      DATA      0B1H
P3M0      DATA      0B2H
P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H
P5M0      DATA      0CAH

```

```

ORG       0000H
LJMP     MAIN
ORG       003BH
LJMP     PCAISR

```

```

PCAISR:
ORG       0100H

CLR      CCF0
CPL      P1.0
RETI

```

```

MAIN:

MOV      SP, #5FH
MOV      P0M0, #00H
MOV      P0M1, #00H
MOV      P1M0, #00H
MOV      P1M1, #00H
MOV      P2M0, #00H
MOV      P2M1, #00H
MOV      P3M0, #00H
MOV      P3M1, #00H
MOV      P4M0, #00H
MOV      P4M1, #00H
MOV      P5M0, #00H
MOV      P5M1, #00H

```

```

MOV      CCON, #00H
MOV      CMOD, #08H
MOV      CL, #00H
MOV      CH, #0H
MOV      CCAPM0, #11H
MOV      CCAPM0, #21H
MOV      CCAPM0, #31H
MOV      CCAP0L, #0
MOV      CCAP0H, #0
SETB    CR
SETB    EA

```

```

JMP      $

END

```

```

;PCA The clock is the system clock

```

```

;Extended external port Interrupt port for falling edge CCP0

```

```

;Extended external interrupt port for rising edge

```

```

;Extended external interrupt port

```

```

;Start PCA Timer

```

Synchronous serial peripheral interface 19

STC12H A high-speed serial communication interface is integrated inside the series of microcontrollers of full-duplex high-speed synchronization bus. Series integrated

The interface provides two operating modes: master mode and slave mode.

19.1 SPI Related registers

symbol	description	address	Bit address and symbol								Reset value
			B7	B6	B5	B4	B3	B2	B1	B0	
SPSTAT	SPI Status register	CDH	SPIF	WCOL	-	-	-	-	-	-	00xx,xxxx
SPCTL	SPI Control register	CEH	SSIG	SPEN	DORD	MSTR	CPOL	CPHA	SPR[1:0]		0000,0100
SPDAT	SPI Data register	CFH									0000,0000

19.1.1 SPI Status register (SPSTAT)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
SPSTAT	CDH	SPIF	WCOL	-	-	-	-	-	-

SPIF : SPI Interrupt flag.

When sending and receiving is complete

After the bytes of data, the hardware automatically puts the main control and slave request. when

SS The change in the pin level makes the main of the device, When the slave mode changes, this flag

will also be automatically set to the time by the hardware, due to, To mark a change in the device mode.

Note: This flag must be written to this bit by the user through software.

Write the conflict flag.

SPI WCOL :

SPDAT When registering, the hardware puts this location.

When writing

Note: This flag must be written to this bit by the user through software to clear it.

In the process of data transmission

19.1.2 SPI Control register (SPCTL), SPI Speed control

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
SPCTL	CEH	SSIG	SPEN	DORD	MSTR	CPOL	CPHA	SPR[1:0]	

SS Pin function control bit
 determines whether the device is a master or a slave.

0: Ignore Pin function, use SS MSTR Determine whether the device is a master or a slave

SPEN SPI Enable control bit

0: Closed function SPI
 1: Enable function SPI

DORD SPI Data bit transmission, Order of reception

0: Send first, The high position of the received data (MSB)
 1: Send first, The low bit of the received data (LSB)

MSTR received data (: device master, Set the host mode from the mode selection bit :

If you SSIG = 0, then SS The pin must be high and set MSTR for 1

set the slave. You only need to set MSTR 1 For (ignore SS The level of the pin) mode :

Ruo SSIG = 0, then SS The pin must be low (with MSTR Position independent)
 Ruo SSIG = 1, You only need MSTR 0 For (ignore SS pinLevel)

CPOL to set the clock

0: low when idle, SCLK The front clock edge is the rising edge, and the rear clock edge is the falling edge
 1: SCLK High when idle, SCLK . The front clock edge is the falling edge, and the rear clock edge is the rising edge.

CPHA SPI Clock phase control

The pin is low and drives the first bit of data and is the rear clock edge changes the data, and the front clock edge samples

0: Must SSIG = 0
 1: The data is in SCLK The front clock edge is driven, and the rear clock edge is sampled

SPR[1:0] SPI Clock frequency selection

SPR[1:0] SCLK	frequency
00	SYSelk/4
01	SYSelk/8
10	SYSelk/16
11	SYSelk/32

19.1.3 SPI Data register (SPDAT)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
SPDAT	CFH								

SPI send, Receive data buffer.

Communication method 19.2

SPI

SPI The communication methods usually have

type: single master and single slave (one host device is connected to a master and slave),

Connection, the device and each other are the host and slave), single master and multiple slaves (one host device is connected to multiple slaves)

19.2.1 Single master single slave

Two devices are connected, one of which is fixed as the host

and the other is fixed as the slave. Host settings: **Set to** , MSTR **Set to**, fixed as the host mode. The host can use any port to connect to the slave's

Pin, lower


The foot can enable the slave SS

the slave setting of the slave :

The pin is used as the chip selection signal of the slave.

SSSIG 0 **Set to** , SS

The configuration diagram of the single master and single slave connection is shown below :



Single master single slave configuration


19.2.2 Mutual master and slave

The two devices are connected, and the master and slave are not fixed.

Setting method: When both devices are initialized, they are set to master mode. The mode output is high. At this time, when both devices do not ignore the input, they set themselves to slave mode and the output is low. The device is forcibly set to slave mode.

Setting method: Both devices will set themselves to ignore when the slave initializes. When one of the devices needs to start the transmission, first detect the level of the pin, if it is high at the time, just set yourself to ignore the main mode, and you can transfer data.

The mutual master-slave connection configuration diagram is shown below :



Mutual master and slave configuration

19.2.3 Single master and multiple slaves


Multiple devices are connected, one device is fixed as the host, and

the other device is fixed as the slave. Host settings : Set to , MSTR, Set to, fixed as the host mode. The host can use any port to connect each pin separately,

A slave SS and pull down the pin of one of the slaves to enable the corresponding slave equipment. SS

Slave settings : Set to , SS The pin is used as the chip selection signal of the slave.

The configuration diagram of the single master and multiple slave connection is shown below :



Single master and multiple slaves configuration

19.3 configuration SPI

Control			Communication				description
SPEN	bit SSIG	MSTR	SS	port MISO	MOSI	SCLK	
0	x	x	x	Input	input	Input	Function, turn off SPI. All are ordinary
1	0	0	0	output	input high	input	Slave mode, and the slave mode
1	0	0	1	impedance	input	input	is selected, but the slave mode
1	0	1-0	0	output	input	input	is not selected, it is not ignored. For the host mode, it will be automatically cleared by the hardware. When the pin is pulled down, MSTR will be cleared. The working mode will be passively set to slave mode
1	0	1	1	input	High impedance	input	Slave mode, idle
				output	output	output	state host mode,
1	1	0	x	Output	input	input	active state slave
1	1	1	x	input	output	output	mode host mode

Precautions for slave mode :

when $CPHA = 0$, $SSIG$ Must be (that is, cannot be ignored). At the beginning of each serial byte, the foot must be pulled low, and must be reset to high after the serial byte is sent. SS also sent) When the pin is low, it cannot perform write operation. Otherwise, it will result in a write conflict error. $CPHA=0$ and $SSIG=1$ The operation at the time is not defined.

when $CPHA = 1$, $SSIG$ Can be set (that is, feet can be ignored). if $SS = 0$, SS The foot can be protected between continuous transmission. Valid (that is, it has been fixed to a low level). This method is suitable for fixed single-master and single-slave systems.

Precautions for host mode :

In SPI, the transmission is always started by the host. If $SPEN=1$) And when selected as the host, the host pair the register $SPDAT$ Clock generator and data transmission. The write operation on the data write will start. After the bit time, the data foot. Data written to the host register from $SPDAT$ MOSI MOSI The foot is moved out and sent to the slave appear in the foot. Simultaneously, the data in the register is moved from the foot to the foot of the host. MISO MISO

After transferring a byte, SPI The clock generator stops, and the transmission completion flag (If the interrupt is enabled, it will produce an interruption. Master and slave two shift registers can be seen as one 16-bit cyclic shift register. When the data is from the master shifts and transmits to the slave, the data also moves in in the opposite direction. This means that in a shift cycle, the data of the master and slave are exchanged with each other.

pass SS Change mode

if $SPEN=1$, $SSIG=0$ and $MSTR=1$, SPI Enable it as the host mode, and while the feet can be configured as input mode or quasi-driver mode. In this case, another host can drive the pin low, thereby selecting the device to slave and send it to it SPI send data. To avoid competing for the bus, SPI The system clears the slave to zero, MOSI and MSTR SCLR Force it to input mode, and MISO Then it becomes the output mode, and at the same time, the flag position.

The user software must always be the bit is detected, if the bit is passively cleared by a slave selecting an action, and the user wants to will SPI As the host, you must reset MSTR Bit, otherwise it will always be in slave mode.

Write conflict

SPI It is single buffered when sending and double buffered when receiving. In this way, new data cannot be written until the previous transmission is completed.

Enter the shift register. When the data register is sent during the transmission process, the position will be lost. Write conflict error. In this case, the currently sent data continues to be sent, and the newly written data will be lost.

When a write conflict is detected on a host or slave, it is rare for a host to have a write conflict because the host has full control over data transmission. However, a write conflict may occur from the slave, because when the host starts the transmission, the slave cannot control it.





When receiving data, the received data is transferred to a parallel reading data buffer, which will release the shift register for the next data reception. But it must be removed from the data register before the next character is completely moved in. Read out the received data, otherwise, the previous received data will be lost.

WCOL It can be cleared by writing "1" to it through the software.

STC MCU

19.4 Data mode

SPI Clock phase control bit CPHA Allows the user to set the clock edge when the data is sampled and changed. Clock polarity bit CPOL Let the user set the clock polarity. The legend below shows the different clock phases and polarity settings.



19.5 Sample program

19.5.1 SPI Single master single slave system host program (interrupt mode)

C Language code

```
// The test operating frequency is
// 11.0592MHz.
```

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```
sfr          SPSTAT          = 0xcd;
sfr SPCTL          = 0xce;
sfr SPDAT          = 0xcf;
sfr IE2            = 0xaf;
#define ESPI
sfr P1M1          =
sfr P1M0          = 0x91;
sfr P1M1          = 0x92;
sfr P0M1          = 0x93;
sfr P0M0          = 0x94;
sfr P2M1          = 0x95;
sfr P2M0          = 0x96;
sfr P3M1          = 0xb1;
sfr P3M0          = 0xb2;
sfr P3M1          = 0xb3;
sfr P4M1          = 0xb4;
sfr P4M0          = 0xc9;
sfr P5M1          = 0xca;
sfr P5M0          =
sbit SS          = P1^0;
sbit LED         = P1^1;
bit busy;
```

```
void SPI_Isr() interrupt 9
```

```
{
    SPSTAT = 0xc0;           // Clear interrupt
    SS = 1;                 sign // Pull up the SS pin
    busy = 0;
    LED = ! LED;           slave // Test port
}
}
```

```
void main()
```

```
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
}
```

```

LED = 1;

SS = 1;

busy = 0;

SPCTL = 0x50;

SPSTAT = 0xc0;
// Clear interrupt sign
// Enable SPI interrupt
IE2 = ESPI;
EA = 1;

while (1)
{
    while (busy);
    busy = 1;
    SS = 0;
    SPDAT = 0x5a;
    // Pull down the slave SS pin
    // Send test data
}

```

Assembly code

The test operating frequency is

11.0592MHz;

SPSTAT	DATA	0CDH
SPCTL	DATA	0CEH
SPDAT	DATA	0CFH
IE2	DATA	0AFH
ESPI	EQU	02H
BUSY	BIT	20H
SS	BIT	0 P1.0
LED	BIT	P1.1
P1M1	DATA	091H
P1M0	DATA	092H
P0M1	DATA	093H
P0M0	DATA	094H
P2M1	DATA	095H
P2M0	DATA	096H
P3M1	DATA	0B1H
P3M0	DATA	0B2H
P4M1	DATA	0B3H
P4M0	DATA	0B4H
P5M1	DATA	0C9H
P5M0	DATA	0CAH
	ORG	0000H
	LJMP	MAIN
	ORG	004BH
	LJMP	SPISR
	ORG	0100H
SPISR:		
	MOV	SPSTAT,#0C0H
	SETB	SS
	CLR	BUSY
	CPL	LED
	RETI	

; Clear interrupt sign
; Pull up the slave pin

MAIN:

```

MOV     SP, #5FH
MOV     P0M0, #00H
MOV     P0M1, #00H
MOV     P1M0, #00H
MOV     P1M1, #00H
MOV     P2M0, #00H
MOV     P2M1, #00H
MOV     P3M0, #00H
MOV     P3M1, #00H
MOV     P4M0, #00H
MOV     P4M1, #00H
MOV     P5M0, #00H
MOV     P5M1, #00H

```

```

SETB    LED
SETB    SS
CLR     BUSY

```

```

MOV     SPCTL, #50H
MOV     SPSTAT, #0C0H
MOV     IE2, #ESPI
SETB    EA

```

Host mode, Enable SPI
Clear interrupt sign
Enable SPI interrupt

LOOP:

```

JB      BUSY, $
SETB    BUSY
CLR     SS
MOV     SPDAT, #5AH
JMP     LOOP

```

pin, Pull down the slave SS
Send test data

END

19.5.2 SPI Single master single slave system slave program (interrupt mode)

c Language code

// The test operating frequency is 11.0592MHz;

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```
sfr
```

```
    SPSTAT      = 0xcd;
```

```
    SPCTL      = 0xce;
```

```
    SPDAT      = 0xcf;
```

```
    IE2        = 0xaf;
```

```
#define ESPI    0x02
```

```
sfr P1M1
```

```
    P1M0      = 0x91;
```

```
    P0M1      = 0x92;
```

```
    P0M0      = 0x93;
```

```
    P2M1      = 0x94;
```

```
    P2M0      = 0x95;
```

```
    P3M1      = 0xb1;
```

```
    P3M0      = 0xb2;
```

```
    P4M1      = 0xb1;
```

```
    P4M0      = 0xb2;
```

```
    P5M1      = 0xb1;
```

```
    P5M0      = 0xb2;
```



```

sfr          P4M1          =          0xb3;
sfr          P4M0          =          0xb4;
sfr          P5M1          =          0xc9;
sfr          P5M0          =          0xca;

sbit         LED          =          P1^1;

void SPI_Isr() interrupt 9
{
    SPSTAT = 0xc0;           // Clear interrupt sign
    SPDAT = SPDAT;          // Pass the received data back to the host
    LED = ! LED;            // Test port
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    SPCTL = 0x40;           Slave mode //Enable SPI
    SPSTAT = 0xc0;          // Clear interrupt sign
    IE2 = ESPI;             //Enable SPI interrupt
    EA = 1;
    while (1);
}

```

Assembly code

The test operating frequency is
11.0592MHz

SPSTAT	DATA	0CDH
SPCTL	DATA	0CEH
SPDAT	DATA	0CFH
IE2	DATA	0AFH
ESPI	EQU	02H
LED	BIT	P1.1
P1M1	DATA	091H
P1M0	DATA	092H
P0M1	DATA	093H
P0M0	DATA	094H
P2M1	DATA	095H
P2M0	DATA	096H
P3M1	DATA	0B1H
P3M0	DATA	0B2H
P4M1	DATA	0B3H
P4M0	DATA	0B4H

```

P5M1      DATA      0C9H
P5M0      DATA      0CAH

                ORG      0000H
                LJMP     MAIN
                ORG      004BH
                LJMP     SPIISR

                ORG      0100H
SPIISR:
                MOV      SPSTAT,#0C0H      ; Clear interrupt sign
                MOV      SPDAT,SPDAT      ; Pass the received data back to the host
                CPL      LED
                RETI

MAIN:
                MOV      SP,#5FH
                MOV      P0M0,#00H
                MOV      P0M1,#00H
                MOV      P1M0,#00H
                MOV      P1M1,#00H
                MOV      P2M0,#00H
                MOV      P2M1,#00H
                MOV      P3M0,#00H
                MOV      P3M1,#00H
                MOV      P4M0,#00H
                MOV      P4M1,#00H
                MOV      P5M0,#00H
                MOV      P5M1,#00H

                MOV      SPCTL,#40H      Slave mode ,Enable SPI
                MOV      SPSTAT,#0C0H   ; Clear interrupt sign
                MOV      IE2,#ESPI     ; Enable SPI interrupt
                SETB     EA

                JMP      $

                END

```

19.5.3 SPI Single master single slave system host program (query method)

c Language code

```

// The test operating frequency is
// 11.0592MHz

```

```

#include "reg51.h"

```

```

#include "intrins.h"

```

```

sfr

```

```

sfr P1M0      P1M1      =      0x91;

```

```

sfr P0M1      =      0x92;

```

```

sfr P0M0      =      0x93;

```

```

sfr P2M1      =      0x94;

```

```

sfr P2M0      =      0x95;

```

```

sfr P3M1      =      0x96;

```

```

sfr P3M0      =      0xb1;

```

```

sfr P3M0      =      0xb2;

```

```

sfr      P4M1      = 0xb3;
sfr      P4M0      = 0xb4;
sfr      P5M1      = 0xc9;
sfr      P5M0      = 0xca;

sfr      SPSTAT    = 0xcd;
sfr      SPCTL     = 0xce;
sfr      SPDAT     = 0xcf;
sfr      IE2       = 0xaf;
#define    ESPI     0x02

sbit     SS        = P1^0;
sbit     LED       = P1^1;

```

```
void main()
{

```

```
    P0M0 = 0x00;

```

```
    P0M1 = 0x00;

```

```
    P1M0 = 0x00;

```

```
    P1M1 = 0x00;

```

```
    P2M0 = 0x00;

```

```
    P2M1 = 0x00;

```

```
    P3M0 = 0x00;

```

```
    P3M1 = 0x00;

```

```
    P4M0 = 0x00;

```

```
    P4M1 = 0x00;

```

```
    P5M0 = 0x00;

```

```
    P5M1 = 0x00;

```

```
    LED = 1;

```

```
    SS = 1;

```

```
    SPCTL = 0x50;

```

```
    SPSTAT = 0xc0;

```

```
    while (1)
    {

```

```


```

```
        SS = 0;

```

```
        SPDAT = 0x5a;

```

```
        while (! (SPSTAT & 0x80));

```

```
        SPSTAT = 0xc0;

```

```
        SS = 1;

```

```
        LED = ! LED;

```

```
    }
}

```

Host mode //Enable SPI
//Clear interrupt sign

pin //Pull down the slave SS
//Send test data
//Query completion mark
//Clear interrupt
sign //Pull up the pin
slave //Test port

Assembly code

The test operating frequency is

11.0592MHz

```

SPSTAT    DATA    0CDH
SPCTL     DATA    0CEH
SPDAT     DATA    0CFH
IE2       DATA    0AFH
ESPI      EQU      02H

```

```

SS        BIT      P1.0
LED       BIT      P1.1

```

```

P1M1      DATA      091H
P1M0      DATA      092H
P0M1      DATA      093H
P0M0      DATA      094H
P2M1      DATA      095H
P2M0      DATA      096H
P3M1      DATA      0B1H
P3M0      DATA      0B2H
P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H
P5M0      DATA      0CAH

```

```

ORG       0000H
LJMP     MAIN

```

```

ORG       0100H

```

MAIN:

```

MOV      SP, #5FH
MOV      P0M0, #00H
MOV      P0M1, #00H
MOV      P1M0, #00H
MOV      P1M1, #00H
MOV      P2M0, #00H
MOV      P2M1, #00H
MOV      P3M0, #00H
MOV      P3M1, #00H
MOV      P4M0, #00H
MOV      P4M1, #00H
MOV      P5M0, #00H
MOV      P5M1, #00H

```

```

SETB     LED
SETB     SS

```

```

MOV      SPCTL, #50H
MOV      SPSTAT, #0C0H

```

```

; Host mode , Enable SPI
; Clear interrupt sign

```

LOOP:

```

CLR      SS
MOV      SPDAT, #5AH
MOV      A, SPSTAT
JNB     ACC_7, S-2
MOV      SPSTAT, #0C0H
SETB     SS
CPL     LED
JMP     LOOP

```

```

; pin , Pull down the slave SS
; Send test data
; Query completion mark
; Clear interrupt sign

```

END

19.5.4 SPI Single master single slave system slave program (query method)

c Language code

// The test operating frequency is 11.0592MHz

```

#include "reg51. h"
#include "intrins. h"

sfr          SPSTAT          =    0xcd;
sfr SPCTL          =    0xce;
sfr SPDAT          =    0xcf;
sfr IE2           =    0xaf;
#define ESPI          0x02

sfr P1M1          =
sfr P1M0          =    0x91;
sfr P0M1          =    0x92;
sfr P0M0          =    0x93;
sfr P2M1          =    0x94;
sfr P2M0          =    0x95;
sfr P3M1          =    0xb1;
sfr P3M0          =    0xb2;
sfr P4M1          =    0xb3;
sfr P4M0          =    0xb4;
sfr P5M1          =    0xc9;
sfr P5M0          =    0xca;

sbit LED          =    P1^1;

void SPI_Isr() interrupt 9
{
    SPSTAT = 0xc0; //Clear interrupt sign
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    SPCTL = 0x40; //Slave mode //Enable SPI
    SPSTAT = 0xc0; //Clear interrupt sign
    while (1)
    {
        while (! (SPSTAT & 0x80)); //Query completion mark
        SPSTAT = 0xc0; //Clear interrupt sign
        SPDAT = SPDAT; // Pass the received data back to the host
        LED = ! LED; //Test port
    }
}

```

Assembly code

The test operating frequency is

11.0592MHz

```

SPSTAT      DATA      0CDH
SPCTL       DATA      0CEH
SPDAT       DATA      0CFH
IE2         DATA      0AFH
ESPI        EQU        02H

```

```

LED         BIT        P1.1

```

```

P1M1       DATA      091H
P1M0       DATA      092H
P0M1       DATA      093H
P0M0       DATA      094H
P2M1       DATA      095H
P2M0       DATA      096H
P3M1       DATA      0B1H
P3M0       DATA      0B2H
P4M1       DATA      0B3H
P4M0       DATA      0B4H
P5M1       DATA      0C9H
P5M0       DATA      0CAH

```

```

ORG        0000H
LJMP      MAIN

```

```

ORG        0100H

```

MAIN:

```

MOV       SP, #5FH
MOV       P0M0, #00H
MOV       P0M1, #00H
MOV       P1M0, #00H
MOV       P1M1, #00H
MOV       P2M0, #00H
MOV       P2M1, #00H
MOV       P3M0, #00H
MOV       P3M1, #00H
MOV       P4M0, #00H
MOV       P4M1, #00H
MOV       P5M0, #00H
MOV       P5M1, #00H

```

```

MOV       SPCTL, #40H
MOV       SPSTAT, #0C0H

```

Slave mode, Enable SPI
; Clear interrupt sign

LOOP:

```

MOV       A, SPSTAT
JNB      ACC. 7, S-2
MOV       SPSTAT, #0C0H
MOV       SPDAT, SPDAT
CPL      LED
JMP      LOOP

```

; Query completion mark
; Clear interrupt sign
; Pass the received data back to the host

```

END

```

19.5.5 SPI Mutual master and slave system program (interrupt mode)

C Language code

// The test operating frequency is
11.0592MHz;

```

#include "reg51. h"
#include "intrins. h"

sfr
    SPSTAT          = 0xcd;
sfr SPCTL          = 0xce;
sfr SPDAT          = 0xcf;
sfr IE2            = 0xaf;
#define ESPI        0x02

sfr P1M1
sfr P1M0          = 0x91;
sfr P0M1          = 0x92;
sfr P0M0          = 0x93;
sfr P2M1          = 0x94;
sfr P2M0          = 0x95;
sfr P3M1          = 0xb1;
sfr P3M0          = 0xb2;
sfr P4M1          = 0xb3;
sfr P4M0          = 0xb4;
sfr P5M1          = 0xc9;
sfr P5M0          = 0xca;

sbit SS          = P1^0;
sbit LED         = P1^1;
sbit KEY         = P0^0;

void SPL_Isr() interrupt 9
{
    SPSTAT = 0xc0; // Clear interrupt
    if (SPCTL & 0x10) sign // Host mode
    {
        SS = 1; // Pull up the slave pin SS
        SPCTL = 0xc0; // Reset to slave standby
    }
    else // Slave mode
    {
        SPDAT = SPDAT; // Pass the received data back to the host
    }
    LED = ! LED; // Test port
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
}

```

```

LED = 1;

KEY = 1;

SS = 1;

SPCTL = 0xc40;

SPSTAT = 0xc0;
// Clear interrupt sign
// Enable SPI interrupt

IE2 = ESPI;

EA = 1;

while (1)
{
    if (!
        KEY) {
        SPCTL = 0x50;
        SS = 0;
        SPDAT = 0x5a;
        while (! KEY);
    }
}

```

Standby in slave mode // Enable SPI

// Wait for the button to trigger

// Enable Host mode SPI

// Pull down the slave

// Send test data

// Wait for the button to release

Assembly code

The test operating frequency is

11.0592MHz

SPSTAT	DATA	0CDH
SPCTL	DATA	0CEH
SPDAT	DATA	0CFH
IE2	DATA	0AFH
ESPI	EQU	02H
SS	BIT	P1.0
LED	BIT	P1.1
KEY	BIT	P0.0
P1M1	DATA	091H
P1M0	DATA	092H
P0M1	DATA	093H
P0M0	DATA	094H
P2M1	DATA	095H
P2M0	DATA	096H
P3M1	DATA	0B1H
P3M0	DATA	0B2H
P4M1	DATA	0B3H
P4M0	DATA	0B4H
P5M1	DATA	0C9H
P5M0	DATA	0CAH
	ORG	0000H
	LJMP	MAIN
	ORG	004BH
	LJMP	SPIISR
	ORG	0100H
SPIISR:		
	PUSH	ACC
	MOV	SPSTAT,#0C0H
	MOV	A,SPCTL
	JB	ACC.4,MASTER

// Clear interrupt sign

SLAVE:

```

MOV    SPDAT,SPDAT    ; Pass the received data back to the host
JMP    ISREXIT

```

MASTER:

```

SETB   SS              ; Pull up the slave pin
MOV    SPCTL,#40H     ; Reset to slave standby

```

ISREXIT:

```

CPL    LED
POP    ACC
RETI

```

MAIN:

```

MOV    SP,#5FH
MOV    P0M0,#00H
MOV    P0M1,#00H
MOV    P1M0,#00H
MOV    P1M1,#00H
MOV    P2M0,#00H
MOV    P2M1,#00H
MOV    P3M0,#00H
MOV    P3M1,#00H
MOV    P4M0,#00H
MOV    P4M1,#00H
MOV    P5M0,#00H
MOV    P5M1,#00H

```

```

SETB   SS
SETB   LED
SETB   KEY

```

```

MOV    SPCTL,#40H     ; Standby in slave mode
MOV    SPSTAT,#0C0H   ; Clear interrupt sign
MOV    IE2,#ESPI      ; Enable SPI interrupt
SETB   EA

```

LOOP:

```

JB     KEY,LOOP       ; Wait for the button to trigger
MOV    SPCTL,#50H     ; Enable Host mode
CLR    SS              ; Pull down the slave
MOV    SPDAT,#5AH     ; Send test data
JNB    KEY,$          ; Wait for the button to release
JMP    LOOP

```

END

19.5.6 SPI Mutual master and slave system program (query method)

c Language code

```

// The test operating frequency is
// 11.0592MHz

```

```

#include "reg51.h"

```

```

#include "intrins.h"

```

```

sfr    SPSTAT    = 0xcd;
sfr    SPCTL    = 0xce;

```

```

sfr      SPDAT      = 0xcf;
sfr      IE2        = 0xaf;
#define   ESPI      0x02

sfr      P1M1      = 0x91;
sfr      P1M0      = 0x92;
sfr      P0M1      = 0x93;
sfr      P0M0      = 0x94;
sfr      P2M1      = 0x95;
sfr      P2M0      = 0x96;
sfr      P3M1      = 0xb1;
sfr      P3M0      = 0xb2;
sfr      P4M1      = 0xb3;
sfr      P4M0      = 0xb4;
sfr      P5M1      = 0xc9;
sfr      P5M0      = 0xca;

sbit     SS        = P1^0;
sbit     LED       = P1^1;
sbit     KEY       = P0^0;

```

```
void main()
{

```

```
    P0M0 = 0x00;

```

```
    P0M1 = 0x00;

```

```
    P1M0 = 0x00;

```

```
    P1M1 = 0x00;

```

```
    P2M0 = 0x00;

```

```
    P2M1 = 0x00;

```

```
    P3M0 = 0x00;

```

```
    P3M1 = 0x00;

```

```
    P4M0 = 0x00;

```

```
    P4M1 = 0x00;

```

```
    P5M0 = 0x00;

```

```
    P5M1 = 0x00;

```

```
    LED = 1;

```

```
    KEY = 1;

```

```
    SS = 1;

```

```
    SPCTL = 0x40;

```

```
    SPSTAT = 0xc0;

```

```
    while (1)
    {

```

```


```

```
        if (!

```

```
            KEY) {

```

```
            SPCTL = 0x50;

```

```
            SS = 0;

```

```
            SPDAT = 0x5a;

```

```
            while (! KEY);

```

```
        }

```

```
        if (SPSTAT & 0x80)

```

```
        {

```

```
            SPSTAT = 0xc0;

```

```
            if (SPCTL & 0x10)

```

```
            {

```

```
                SS = 1;

```

```
                SPCTL = 0x40;

```

```

// Standby in slave mode //Enable SPI
// Clear interrupt sign

```

```

// Wait for the button to trigger

```

```

// Enable Host mode SPI

```

```

// Pull down the slave

```

```

// Send test data

```

```

// Wait for the button to release

```

```

// Clear interrupt

```

```

sign // Host mode

```

```

// Pull up the slave pin SS

```

```

// Reset to slave standby

```

```

    }

    else
    {
        SPDAT = SPDAT;
    }

    LED = !LED;
}
}

```

// Slave mode
// Pass the received data back to the host

// Test port

Assembly code

The test operating frequency is

11.0592MHz;

SPSTAT	DATA	0CDH
SPCTL	DATA	0CEH
SPDAT	DATA	0CFH
IE2	DATA	0AFH
ESPI	EQU	02H
SS	BIT	P1.0
LED	BIT	P1.1
KEY	BIT	P0.0
P1M1	DATA	091H
P1M0	DATA	092H
P0M1	DATA	093H
P0M0	DATA	094H
P2M1	DATA	095H
P2M0	DATA	096H
P3M1	DATA	0B1H
P3M0	DATA	0B2H
P4M1	DATA	0B3H
P4M0	DATA	0B4H
P5M1	DATA	0C9H
P5M0	DATA	0CAH
	ORG	0000H
	LJMP	MAIN
	ORG	0100H
MAIN:		
	MOV	SP, #5FH
	MOV	P0M0, #00H
	MOV	P0M1, #00H
	MOV	P1M0, #00H
	MOV	P1M1, #00H
	MOV	P2M0, #00H
	MOV	P2M1, #00H
	MOV	P3M0, #00H
	MOV	P3M1, #00H
	MOV	P4M0, #00H
	MOV	P4M1, #00H
	MOV	P5M0, #00H
	MOV	P5M1, #00H
	SETB	SS
	SETB	LED
	SETB	KEY

```

MOV      SPCTL,#40H      ; Standby in slave mode ; Enable SPI
MOV      SPSTAT,#0C0H   ; Clear interrupt sign

LOOP:

JB       KEY,SKIP       ; Wait for the button to trigger
MOV      SPCTL,#50H     ; Enable Host mode SPI
CLR      SS             ; Pull down the slave
MOV      SPDAT,#5AH    ; Send test data
JNB      KEYS           ; Wait for the button to release

SKIP:

MOV      A,SPSTAT
JNB      ACC.7,LOOP
MOV      SPSTAT,#0C0H   ; Clear interrupt sign
MOV      A,SPCTL
JB       ACC.4,MASTER

SLAVE:

MOV      SPDAT,SPDAT    ; Pass the received data back to the host
CPL      LED
JMP     LOOP

MASTER:

SETB     SS             ; Pull up the slave SS pin
MOV      SPCTL,#40H    ; Reset to slave standby
CPL      LED
JMP     LOOP

END

```

bus 20 I² C

(Clock line) and Serial bus controller. The two lines communicate and the position of the communication envoy is ,
 use SDA C (Data cable) The two lines communicate and the position of the communication envoy is ,
 The single-chip microcomputer provides a Switch to a different Series of SDA
 switching mode, which can be time-sharing multiplexed. On the port, in order to facilitate users to treat a set of buses as multi

With standard Compared with the agreement, the following two mechanisms are ignored :

Send a start signal (START) No arbitration after that
) No timeout detection when staying at low power

Clock signal (SCL

For the output port, send a synchronous clock signal) and

The bus provides two operating modes: host mode (Series of
 Slave mode (SCL Is the input port, receiving a synchronous clock signal)

STC innovati When the serial bus controller is operating in slave mode, the falling edge signal of the pin can wake up and enter
 Electric mode (Note: due to The transmission speed is relatively slow, the first packet of data after the wake-up is generally incorrect)
 C MCU° (Note: due to MCU

20.1 I² C Related registers

symbol	description	address	Bit address and symbol								Reset value	
			B7	B6	B5	B4	B3	B2	B1	B0		
I2CCFG	PC Configuration register	FE80H	ENI2C	MSSL	MSSPEED[5:0]						0000,0000	
I2CMSCR	PC Host control register	FE81H	EMSI	-	-	-	MSCMD[3:0]				0xxx,0000	
I2CMSST	PC Host status register	FE82H	MSBUSY	MSIF	-	-	-	-	MSACKI MSACKO	-	00xx,xx00	
I2CSLCR	PC Slave control register	FE83H	-	ESTAI	ERXI	ETXI	ESTOI	-	-	SLRST	x000,0xx0	
I2CSLST	PC Slave status register	FE84H	SLBUSY	STAI	RXIF	TXIF	STOIF	TXING	SLACKI	SLACKO	0000,0000	
I2CSLADR	PC Slave address register	FE85H	I2CSLADR[7:1]								MA	0000,0000
I2CTXD	PC Data transmission register	FE86H									0000,0000	
I2CRXD	PC Data receiving register	FE87H									0000,0000	
I2CMSAUX	PC Host auxiliary control register	FE88H	-	-	-	-	-	-	-	WDTA	xxxx,xxx0	

20.2 I²C Host mode

20.2.1 I²C Configuration register (I2CCFG), bus speed control

symbol	address	B7	B6	B5	B4		B2 B3	B1	B0
I2CCFG	FE80H	ENI2C	MSSL	MSSPEED[5:0]					

ENI2C : I²C **Function enable control bit**

0 : Prohibited

1 : Allowed

MSSL : I²C **Operating mode selection bit**

0 : Slave mode

1 : Host mode

MSSPEED[5:0] : I²C **Bus speed (number of waiting clocks) control** $\text{Bus speed} = \frac{f_{\text{OSC}}}{2 / (\text{MSSPEED} * 2 + 4)}$

MSSPEED[5:0]	I ² C
0	4
1	6
2	8
...	...
x	2x+4
...	...
62	128
63	130

Only when I²C When the module is operating in host mode The waiting parameter for the parameter setting is only valid. This waiting parameter is only valid when the module is operating in host mode.

The following signals of the host mode :

T_{SSTA} : The settling time of the starting signal (ART)


T_{HSTA} : The holding time of the starting signal (ART)

T_{SSTO} : The settling time of the stop signal (Setup Time of STOP)

T_{HSTO} : The holding time of the stop signal (Hold Time of STOP)

T_{HCKL} : The low-level holding time of the clock signal (Hold Time of SCL Low)

T_{HCKH} : The high-level holding time of the clock signal (Hold Time of SCL High)



Example: when

$$T_{\text{SSTA}} = \frac{24}{\text{MSSPEED}} = 10$$

$$T_{\text{HSTO}} = \frac{24}{\text{FOSC}}$$

Example: when

The operating frequency is required T_{SSTO}

$$\text{MSSPEED} =$$

$$\frac{24M / 400K / 2 - 4}{2} =$$

I²C 13

At bus speed ,

$$T_{\text{HCKL}} = T_{\text{HSTA}}$$

20.2.2 I2C Host control register (I2CMSCR)

symbol	address	B7	B6	B5	B4	B3		B1 B2	B0
I2CMSCR	FE81H	EMSI	-	-	-		MSCMD[3:0]		

EMSI : Host mode interrupt enable

0 control bit : Turn off host mode interrupt

1 : Allow host mode interrupt

MSCMD[3:0] : Host command

0000 : Standby, no action.


0001 : Start command.

send START signal. If the current I²C The controller is in an idle state, that is, I2CMSST.7) for MSBUSY (0 when ,

Writing this command will cause the controller to enter a busy state, Status position, and start sending START1 Signal

and the hardware will automatically change the number; if the current START signal. send START


c The waveform is shown in the figure below



0010 : Send data command.


After writing this command, The bus controller will be Generated on the pin, and will I2CTXD Data in the register

c Delivered bitwise On the pin (send high-bit data first). The waveform of the transmitted data is shown in the figure below :



command.


ACK 0011 : The bus controller SCL A clock is generated on the pin and will be Data read on the port
After receiving this command, receive
Save to MSACK1 (I2CMSST.1) ACK The waveform is shown in the figure below :



0100 : Receive data commands.

After writing this command, A clock is generated on the pin, and the slave Data read on the port will be SCL


move left to I2CRXD Register (receive high-bit data first) The waveform of the received data is shown in the figure below :



command.

ACK 0101 : After The bus controller will be A clock, and will be generated on the pin
sending this command, port. send ACK The waveform is shown in the figure below :

c The data in is sent to




0110 : Stop command.

Send STOP

The bus controller starts sending signal. After the signal is sent, the hardware

automatically

The status bit is cleared. STOP The waveform of the signal is shown in the figure below :



0111 :Reserved.

1000 :Reserved.

1001 : Start command, Send data command, receive command. ACK

This command is a combination of three commands, after this command is issued, the controller will execute these three commands.

1010 : Send data command, receive command.

This command is a combination of two commands, after issuing this command, the controller will execute these two commands.

1011 : receive data command, ACK(0) command.

This command is a combination of two commands, after issuing this command, the controller will execute these two commands.

Note: The response signal returned by this command is ACK(0), not affected by MSACKO. The impact of the bit.

1100 command is fixed as : Receive data command, send NAK(1) command.

This command is a combination of two commands, after issuing this command, the controller will execute these two commands.

Note: The response signal returned by this command is NAK(1), not affected by MSACKO. The impact of the bit.

20.2.3 I2C Host auxiliary control register (I2CMSAUX)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
I2CMSAUX	FE88H	-	-	-	-	-	-	-	WDTA

WDTA : In host mode P C Automatic data transmission, allow bits

0 : Automatic transmission is prohibited

1 : Enable automatic transmission

If the automatic sending function is enabled, when execution is complete After the write operation

P C The controller will automatically toggle

Send "1010" "Command, that is, automatically send data and the data register, the signal.

20.2.4 I2C Host status register (I2CMSST)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
I2CMSST	FE82H	MSBUSY	MSIF	-	-	-	-	MSACKI	MSACKO

MSBUSY : In host mode P C Controller status bit (read-only bit)

0 : The controller is idle

1 : The controller is busy

when When the controller is in host mode, in the idle state, the transmission is completed signal, the controller enters a busy state ,

c The busy state will be maintained until the successful signal, after completion the state will return to the idle state again.

MSIF : The interrupt request bit (interrupt flag bit) of the host mode. When in host mode The controller completes the execution register and send

An interrupt signal is generated after the command, and the hardware automatically sends the interrupt, M

Must be cleared by software.

: In host mode, send "MSACKI" The order is here. The signal.

data.

MSACKO : In host mode, after preparing the bit to be sent out, when sending

Received after the bit MSCMD

the controller will automatically read the data of this bit as send to

"The order is here" I2CMSCR of MSCMD

20.3 I²C Slave mode

20.3.1 I²C Slave control register (I²C SLCR)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
I ² C SLCR	FE3H	-	ESTAI	ERXI	ETXI	ESTOI	-	-	SLRST

ESTAI : Received in slave mode **START** Signal interrupt permission bit

0 : Received when slave mode is disabled. Interrupt occurs when the signal is interrupted.

1 : Received when slave mode is enabled. Interrupt occurs when the signal is interrupted . After the

ERXI Received when slave mode is enabled, the interrupt permission bit is allowed.

0 : Interrupt occurs after receiving data when slave mode is disabled

1 : Interrupt occurs after receiving bytes of data when slave mode is enabled

ETXI : In slave mode, interrupt the allowable bit after sending the completed byte of data in slave mode

0 : When the slave mode is disabled, an interrupt occurs after sending the completed data

1 : When the slave mode is enabled, an interrupt occurs after sending the completed byte of data.

ESTOI : Received in slave mode **STOP** Signal interrupt permission bit

0 : Received when slave mode is disabled. An interrupt occurs when the signal is interrupted,

1 : received when slave mode is enabled. An interrupt occurs when the signal is interrupted

SLRST : Reset slave mode

20.3.2 I²C Slave status register (I²C SLST)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
I ² C SLST	FE4H	SLBUSY	STAIF	RXIF	TXIF	STOIF	-	SLACKI	SLACKO

SLBUSY : In slave mode **I²C** Controller status bit (read-only bit)

0 : The controller is idle

1 : The controller is busy

When the controller is in slave mode, in the idle state, it receives the transmission. After the signal, the controller will continue to detect

Subsequent device address data, if the device address is the same as the current device address. When the slave address set in the register is the same, the control


The device then enters a busy state, and the busy state will be maintained until the host successfully receives the signal. After which the status will be again

transmission and returns to the idle state.

STAIF : The interrupt request bit after the signal is received in slave mode. Slave mode **START** The controller receives **START**. After the signal ,

The hardware will automatically place this location and send a request to interrupt, after responding to the interrupt. **STOP** The bit must be cleared by software.


1 The point in time is shown in the figure below :




RXIF : When in slave mode, it 1 The interrupt request bit after the byte of data. Slave mode **STOP** The controller receives **STOP**. After bytes of data ,

is received in the falling edge of a clock, the hardware will automatically put this position and send a request to interrupt. After responding to the interrupt


Use the software to clear it to zero. **RXIF** The set time point is shown in the figure below :



TXIF : The interrupt request bit after sending the completed byte of data in slave mode. Slave controller receives a signal. After the signal, hardware will automatically put this position and after successfully receiving the bit signal. The falling edge of a clock, the hardware will automatically put this position and Request an interrupt, and the bit must be cleared by software after responding to the interrupt. The bit must be cleared by software after responding to the interrupt. The bit must be cleared by software after responding to the interrupt. The bit must be cleared by software after responding to the interrupt.




STOIF : Received in slave mode. The interrupt request bit after the signal. Slave controller receives a signal. After the signal, hardware will automatically move this position request interrupt, after responding to the interrupt. The bit must be cleared by software after responding to the interrupt. The bit must be cleared by software after responding to the interrupt. The bit must be cleared by software after responding to the interrupt.



SLACKI : Received in slave mode. In slave mode, prepare what will be sent out. The bit must be cleared by software after responding to the interrupt. The bit must be cleared by software after responding to the interrupt. The bit must be cleared by software after responding to the interrupt.

SLACKO



20.3.3 I2C Slave address register (I2CSLADR)

symbol	address	B7	B6		B4 B5	B3	B2	B1	B0	
I2CSLADR	FE85H	I2CSLADR[7:1]							MA	


I2CSLADR[7:1]: Slave device address

When the controller is in slave mode, the controller receives the signal, it will continue to detect the settings sent by the host. After the signal, it will continue to detect the settings sent by the host. Prepare address data and read/write a signal. When the device address sent by the host matches the slave equipment set in the ground, the address, the controller will issue an interrupt request and the request will be processed. If the device address is different, the controller continues to monitor, waits for the next start signal, and continues

MA to compare the next device address. Slave device address comparison control

The same settings accept all device addresses. The device address must be the same as the slave device address comparison control.

description: I2C Bus protocol regulations. Equipment (theoretical value), different equipment. The address of the slave device is identified. When the host completes the start signal, the first data sent is the device address. The bit is the address of the slave device (DATA[7:1]). When the device address to send is a memory, it means MA (I2CSLADR.0) for 1. Slave can accept all device addresses, any sent by the host at this time. Device address, that is DATA[7:1]. For any value, the slave can respond. When the device slave address register MA (I2CSLADR.0) must be the same as the device address sent by the host. You can only access this at the same time. Slave equipment



20.3.4 I2C Data register (I2CTXD , I2CRXD)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
I2CTXD	FE86H								
I2CRXD	FE87H								

I2CTXD **Yes** I²C Send data register, store the received data I²C Data

I2CRXD **yes** I²C register to be sent , store the received data I²C register

STC MCU

20.4 Sample program

20.4.1 I²C Host mode access AT24C256 (Interrupt method)

C Language code

```

// The test operating frequency is
// 11.0592MHz

#include "reg51. h"
#include "intrins. h"

sfr          P_SW2          =      0xba;
#define I2CCFG
#define I2CMSCR              (*(unsigned char volatile xdata *)0xfe80)
#define I2CMSST              (*(unsigned char volatile xdata *)0xfe81)
#define I2CSCLR              (*(unsigned char volatile xdata *)0xfe82)
#define I2CSLST              (*(unsigned char volatile xdata *)0xfe83)
#define I2CSLST              (*(unsigned char volatile xdata *)0xfe84)
#define I2CSLADR              (*(unsigned char volatile xdata *)0xfe85)
#define I2CTXD               (*(unsigned char volatile xdata *)0xfe86)
#define I2CRXD               (*(unsigned char volatile xdata *)0xfe87)

sfr P1M1
sfr P1M0          =      0x91;
sfr P0M1          =      0x92;
sfr P0M0          =      0x93;
sfr P0M0          =      0x94;
sfr P2M1          =      0x95;
sfr P2M0          =      0x96;
sfr P3M1          =      0xb1;
sfr P3M0          =      0xb2;
sfr P3M0          =      0xb3;
sfr P4M1          =      0xb4;
sfr P4M0          =      0xc9;
sfr P5M1          =      0xca;
sfr P5M0

sbit SDA          =      P1^4;
sbit SCL          =      P1^5;

bit busy;

void I2C_Isr() interrupt 24
{
    _push_(P_SW2);
    P_SW2 |= 0x80;
    if (I2CMSST & 0x40)
    {
        I2CMSST &= ~0x40;
        busy = 0;
        // Clear interrupt sign
    }
    _pop_(P_SW2);
}

void Start()
{
    busy = 1;
    I2CMSCR = 0x81;
    //send START command
    while (busy);
}

```

```

}

void SendData(char dat)
{
    I2CTXD = dat;                // Write data to the data buffer
    busy = 1;
    I2CMSCR = 0x82;              //send SEND command
    while (busy);
}

void RecvACK()
{
    busy = 1;
    I2CMSCR = 0x83;              //Send read ACK command
    while (busy);
}

char RecvData()
{
    busy = 1;
    I2CMSCR = 0x84;              //send RECV command
    while (busy);
    return I2CRXD;
}

void SendACK()
{
    I2CMSST = 0x00;              //Set up ACK signal
    busy = 1;
    I2CMSCR = 0x85;              //send ACK command
    while (busy);
}

void SendNAK()
{
    I2CMSST = 0x01;              //Set up NAK signal
    busy = 1;
    I2CMSCR = 0x85;              //send ACK command
    while (busy);
}

void Stop()
{
    busy = 1;
    I2CMSCR = 0x86;              //send STOP command
    while (busy);
}

void Delay()
{
    int i;

    for (i=0; i<3000; i++)
    {
        _nop_();
        _nop_();
        _nop_();
        _nop_();
    }
}

```

```

}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    P_SW2 = 0x80;
    I2CCFG = 0xe0; //Enable I2C Host mode
    I2CMSST = 0x00;
    EA = 1;
    Start();
    SendData(0xa0); //Send start command
    RecvACK(); // Send device address, Write command
    SendData(0x00); // Send storage address high byte
    RecvACK(); // Send storage address high byte
    SendData(0x00); // Send storage address low byte
    RecvACK(); // Send storage address low byte
    SendData(0x12); //Write test data
    RecvACK(); //Write test data
    SendData(0x78); //Write test data
    RecvACK(); //Send stop command
    Stop(); //Wait for the device to write data
    Delay(); //Send start command 2
    Start(); //Send start command 2
    SendData(0xa0); // Send device address, Write command
    RecvACK(); // Send storage address high byte
    SendData(0x00); // Send storage address high byte
    RecvACK(); // Send storage address low byte
    SendData(0x00); // Send storage address low byte
    RecvACK(); //Send start command
    Start(); //Send start command
    SendData(0xa1); // Send device address, Read command
    RecvACK(); // Send device address, Read command
    P0 = RecvData(); //Read data
    SendACK(); //Read data
    P2 = RecvData(); //Read data
    SendNAK(); //Send stop command 2
    Stop(); //Send stop command 2
    P_SW2 = 0x00;
    while (1);
}

```


Assembly code

The test operating frequency is
11.0592MHz

P_SW2 *DATA* *0BAH*

I2CCFG *XDATA* *0FE80H*

I2CMSCR *XDATA* *0FE81H*

I2CMSST *XDATA* *0FE82H*

I2CSLCR *XDATA* *0FE83H*

I2CSLST *XDATA* *0FE84H*

I2CSLADR *XDATA* *0FE85H*

I2CTXD *XDATA* *0FE86H*

I2CRXD *XDATA* *0FE87H*

SDA *BIT* *PI.4*

SCL *BIT* *PI.5*

BUSY *BIT* *20H.0*

P1M1 *DATA* *091H*

P1M0 *DATA* *092H*

P0M1 *DATA* *093H*

P0M0 *DATA* *094H*

P2M1 *DATA* *095H*

P2M0 *DATA* *096H*

P3M1 *DATA* *0B1H*

P3M0 *DATA* *0B2H*

P4M1 *DATA* *0B3H*

P4M0 *DATA* *0B4H*

P5M1 *DATA* *0C9H*

P5M0 *DATA* *0CAH*

ORG *0000H*

LJMP *MAIN*

ORG *00C3H*

LJMP *I2CISR*

ORG *0100H*

I2CISR:

PUSH *ACC*

PUSH *DPL*

PUSH *DPH*

MOV *DPTR,#I2CMSST*

MOVX *A,@DPTR*

ANL *A,#NOT 40H*

MOV *DPTR,#I2CMSST*

MOVX *@DPTR,A*

CLR *BUSY*

POP *DPH*

POP *DPL*

POP *ACC*

RETI

START:

SETB *BUSY*

MOV *A,#1000001B*

MOV *DPTR,#I2CMSCR*

Clear interrupt sign

Reset busy flag

send START command

```

MOVX    @DPTR,A
JMP     WAIT

SENDATA:

MOV     DPTR,#I2CTXD           ; Write data to the data buffer
MOVX    @DPTR,A
SETB    BUSY
MOV     A,#10000010B          ;send SEND command
MOV     DPTR,#I2CMSCR
MOVX    @DPTR,A
JMP     WAIT

RECVACK:

SETB    BUSY
MOV     A,#10000011B          ;Send read ACK command
MOV     DPTR,#I2CMSCR
MOVX    @DPTR,A
JMP     WAIT

RECVDATA:

SETB    BUSY
MOV     A,#10000100B          ;send RECV command
MOV     DPTR,#I2CMSCR
MOVX    @DPTR,A
CALL    WAIT
MOV     DPTR,#I2CRXD           ; Read data from the data buffer
MOVX    A,@DPTR
RET

SENDACK:

MOV     A,#00000000B          ;Set up ACK signal
MOV     DPTR,#I2CMSST
MOVX    @DPTR,A
SETB    BUSY
MOV     A,#10000101B          ;send ACK command
MOV     DPTR,#I2CMSCR
MOVX    @DPTR,A
JMP     WAIT

SENDNAK:

MOV     A,#00000001B          ;Set up NAK signal
MOV     DPTR,#I2CMSST
MOVX    @DPTR,A
SETB    BUSY
MOV     A,#10000101B          ;send ACK command
MOV     DPTR,#I2CMSCR
MOVX    @DPTR,A
JMP     WAIT

STOP:

SETB    BUSY
MOV     A,#10000110B          ;send STOP command
MOV     DPTR,#I2CMSCR
MOVX    @DPTR,A
JMP     WAIT

WAIT:

JB     BUSY,$
RET

DELAY:

MOV     R0,#0
MOV     R1,#0

DELAY1:

NOP
NOP

```

```

NOP
NOP
DJNZ     R1,DELAY1
DJNZ     R0,DELAY1
RET

MAIN:

MOV      SP,#5FH
MOV      P0M0,#00H
MOV      P0M1,#00H
MOV      P1M0,#00H
MOV      P1M1,#00H
MOV      P2M0,#00H
MOV      P2M1,#00H
MOV      P3M0,#00H
MOV      P3M1,#00H
MOV      P4M0,#00H
MOV      P4M1,#00H
MOV      P5M0,#00H
MOV      P5M1,#00H

MOV      P_SW2,#80H

MOV      A,#11110000B           ;Set up I2C The module is the host mode
MOV      DPTR,#12CCFG
MOVX     @DPTR,A
MOV      A,#00000000B
MOV      DPTR,#12CMSST
MOVX     @DPTR,A
SETB     EA

CALL     START                 ; Send start command send device
MOV      A,#0A0H               address
CALL     SENDDATA              ; Write command
CALL     RECVACK
MOV      A,#000H               ; Send storage address high byte
CALL     SENDDATA
CALL     RECVACK
MOV      A,#000H               ; Send storage address low byte
CALL     SENDDATA
CALL     RECVACK
MOV      A,#12H                ; Write test data
CALL     SENDDATA
CALL     RECVACK
MOV      A,#78H                ; Write test data
CALL     SENDDATA
CALL     RECVACK
CALL     STOP                  ; Send stop command

CALL     DELAY                 ; Wait for the device to write
CALL     START                 ; Send start command send
MOV      A,#0A0H               device address
CALL     SENDDATA              ; Write command
CALL     RECVACK
MOV      A,#000H               ; Send storage address high byte
CALL     SENDDATA
CALL     RECVACK
MOV      A,#000H               ; Send storage address low byte

```

```

CALL    SENDDATA
CALL    RECVACK
CALL    START
MOV     A,#0A1H
CALL    SENDDATA
CALL    RECVACK
CALL    RECVDATA
MOV     P0,A
CALL    SENDACK
CALL    RECVDATA
MOV     P2,A
CALL    SENDNAK
CALL    STOP

JMP     $

END

```

Send start command send device
address Read command

Read data 1

Read data 2

Send stop command

20.4.2 I²C Host mode access AT24C256 (Inquiry method)

C Language code

// The test operating frequency is 11.0592MHz

```

#include "reg51.h"
#include "intrins.h"

sfr      P_SW2          = 0xba;
#define I2CCFG
#define I2CMSCR          (*(unsigned char volatile xdata *)0xfe80)
#define I2CMSST          (*(unsigned char volatile xdata *)0xfe81)
#define I2CSLCR          (*(unsigned char volatile xdata *)0xfe82)
#define I2CSLST          (*(unsigned char volatile xdata *)0xfe83)
#define I2CSLADR          (*(unsigned char volatile xdata *)0xfe84)
#define I2CTXD           (*(unsigned char volatile xdata *)0xfe85)
#define I2CRXD           (*(unsigned char volatile xdata *)0xfe86)
sfr P1M1
sfr P1M0
sfr P0M1          = 0x91;
sfr P0M0          = 0x92;
sfr P2M1          = 0x93;
sfr P2M0          = 0x94;
sfr P3M1          = 0x95;
sfr P3M0          = 0x96;
sfr P4M1          = 0xb1;
sfr P4M0          = 0xb2;
sfr P5M1          = 0xb3;
sfr P5M0          = 0xb4;
sfr P5M1          = 0xc9;
sfr P5M0          = 0xca;
sbit SDA
sbit SCL          = P1^4;
sbit SCL          = P1^5;

void Wait()
{

```

```

    while (! (I2CMSST & 0x40));
    I2CMSST &= ~0x40;
}

void Start()
{
    I2CMSCR = 0x01;           //send START command
    Wait();
}

void SendData(char dat)
{
    I2CTXD = dat;           // Write data to the data buffer
    I2CMSCR = 0x02;       //send SEND command
    Wait();
}

void RecvACK()
{
    I2CMSCR = 0x03;       //Send read ACK command
    Wait();
}

char RecvData()
{
    I2CMSCR = 0x04;       //send RECV command
    Wait();
    return I2CRXD;
}

void SendACK()
{
    I2CMSST = 0x00;       //Set up signalACK
    I2CMSCR = 0x05;       //send command
    Wait();
}

void SendNAK()
{
    I2CMSST = 0x01;       //Set up signalNAK
    I2CMSCR = 0x05;       //send command
    Wait();
}

void Stop()
{
    I2CMSCR = 0x06;       //send STOP command
    Wait();
}

void Delay()
{
    int i;

    for (i=0; i<3000; i++)
    {
        _nop_();
        _nop_();
        _nop_();
    }
}

```

```

        _nop_();
    }
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    P_SW2 = 0x80;

    I2CCFG = 0xe0; //Enable I2C Host mode
    I2CMSST = 0x00;

    Start();
    SendData(0xa0); //Send start command
    RecvACK(); //Send device address, Write command
    SendData(0x00); //Send storage address high byte
    RecvACK();
    SendData(0x00); //Send storage address is lowbyte
    RecvACK();
    SendData(0x12); //Write test data
    RecvACK();
    SendData(0x78); //Write test data
    RecvACK();
    Stop(); //Send stop command
    Delay(); //Wait for the device to write data
    Start();
    SendData(0xa0); //Send start command 2
    RecvACK(); //Send device address, Write command
    SendData(0x00); //Send storage address high byte
    RecvACK(); //Send storage address low byte
    SendData(0x00);
    RecvACK();
    Start();
    SendData(0xa1); //Send start command
    RecvACK(); //Send device address, Read command
    P0 = RecvData(); //Read data
    SendACK(); //Read data
    P2 = RecvData(); //Read data
    SendNAK(); //Send stop command 2
    Stop();
    P_SW2 = 0x00;
    while (1);
}

```

}

Assembly code

The test operating frequency is
11.0592MHz

```

P_SW2          DATA          0BAH

I2CCFG         XDATA          0FE80H
I2CMSCR        XDATA          0FE81H
I2CMSST        XDATA          0FE82H
I2CSLCR        XDATA          0FE83H
I2CSLST        XDATA          0FE84H
I2CSLADR       XDATA          0FE85H
I2CTXD         XDATA          0FE86H
I2CRXD         XDATA          0FE87H

SDA            BIT            P1.4
SCL            BIT            P1.5

P1M1          DATA          091H
P1M0          DATA          092H
P0M1          DATA          093H
P0M0          DATA          094H
P2M1          DATA          095H
P2M0          DATA          096H
P3M1          DATA          0B1H
P3M0          DATA          0B2H
P4M1          DATA          0B3H
P4M0          DATA          0B4H
P5M1          DATA          0C9H
P5M0          DATA          0CAH

                ORG            0000H
                LJMP           MAIN

                ORG            0100H

START:
                MOV            A,#00000001B                ;send START command
                MOV            DPTR,#I2CMSCR
                MOVX           @DPTR,A
                JMP            WAIT

SENDDATA:
                MOV            DPTR,#I2CTXD                ; Write data to the data buffer
                MOVX           @DPTR,A
                MOV            A,#00000010B                ;send SEND command
                MOV            DPTR,#I2CMSCR
                MOVX           @DPTR,A
                JMP            WAIT

RECVACK:
                MOV            A,#00000011B                ;Send read ACK command
                MOV            DPTR,#I2CMSCR
                MOVX           @DPTR,A
                JMP            WAIT

RECVDATA:
                MOV            A,#00000100B                ;send RECV command
                MOV            DPTR,#I2CMSCR
                MOVX           @DPTR,A
                CALL           WAIT
                MOV            DPTR,#I2CRXD                ; Read data from the data buffer

```

```

MOVX    A,@DPTR
RET

SENDACK:
MOV     A,#00000000B           ;Set up ACK signal
MOV     DPTR,#I2CMSST
MOVX    @DPTR,A
MOV     A,#00000101B           ;send ACK command
MOV     DPTR,#I2CMSCR
MOVX    @DPTR,A
JMP     WAIT

SENDNAK:
MOV     A,#00000001B           ;Set up NAK signal
MOV     DPTR,#I2CMSST
MOVX    @DPTR,A
MOV     A,#00000101B           ;send ACK command
MOV     DPTR,#I2CMSCR
MOVX    @DPTR,A
JMP     WAIT

STOP:
MOV     A,#00000110B           ;send STOP command
MOV     DPTR,#I2CMSCR
MOVX    @DPTR,A
JMP     WAIT

WAIT:
MOV     DPTR,#I2CMSST           ;Clear interrupt sign
MOVX    A,@DPTR
JNB     ACC.6,WAIT
ANL     A,#NOT 40H
MOVX    @DPTR,A
RET

DELAY:
MOV     R0,#0
MOV     R1,#0

DELAYI:
NOP
NOP
NOP
NOP
DJNZ   R1,DELAYI
DJNZ   R0,DELAYI
RET

MAIN:
MOV     SP,#5FH
MOV     P0M0,#00H
MOV     P0M1,#00H
MOV     P1M0,#00H
MOV     P1M1,#00H
MOV     P2M0,#00H
MOV     P2M1,#00H
MOV     P3M0,#00H
MOV     P3M1,#00H
MOV     P4M0,#00H
MOV     P4M1,#00H
MOV     P5M0,#00H
MOV     P5M1,#00H

MOV     P_SW2,#80H

```



```

MOV      A,#1110000B      ;Set up I2C The module is the host mode
MOV      DPTR,#12CCFG
MOVX     @DPTR,A
MOV      A,#0000000B
MOV      DPTR,#12CMSST
MOVX     @DPTR,A

CALL     START            ; Send start command send device
MOV      A,#0A0H          address ; Write command
CALL     SENDDATA
CALL     RECVACK
MOV      A,#000H          ; Send storage address high byte
CALL     SENDDATA
CALL     RECVACK
MOV      A,#000H          ; Send storage address low byte
CALL     SENDDATA
CALL     RECVACK
MOV      A,#12H          ; Write test data
CALL     SENDDATA
CALL     RECVACK
MOV      A,#78H          ; Write test data
CALL     SENDDATA
CALL     RECVACK
CALL     STOP

CALL     DELAY            ; Send stop command
                                ; Wait for the device to write
                                ; data
CALL     START            ; Send start command send
                                ; device address ; Write command
MOV      A,#0A0H
CALL     SENDDATA
CALL     RECVACK
MOV      A,#000H          ; Send storage address high byte
CALL     SENDDATA
CALL     RECVACK
MOV      A,#000H          ; Send storage address low byte
CALL     SENDDATA
CALL     RECVACK
CALL     START            ; Send start command send device
MOV      A,#0A1H          address ; Read command
CALL     SENDDATA
CALL     RECVACK
CALL     RECVDATA
MOV      P0,A            ; Read data 1
CALL     SENDACK
CALL     RECVDATA
MOV      P2,A            ; Read data 2
CALL     SENDNAK
CALL     STOP

                                ; Send stop command

JMP      S

END

```

20.4.3 I²C Host mode access PCF8563

C Language code

// The test operating frequency is
11.0592MHz

```

#include "reg51.h"

#include "intrins.h"

sfr          P_SW2          =      0xba;

#define I2CCFG

#define I2CMSCR              (*(unsigned char volatile xdata *)0xfe80)
#define I2CMSST              (*(unsigned char volatile xdata *)0xfe81)
#define I2CSLRC              (*(unsigned char volatile xdata *)0xfe82)
#define I2CSLST              (*(unsigned char volatile xdata *)0xfe83)
#define I2CSLADR             (*(unsigned char volatile xdata *)0xfe84)
#define I2CTXD               (*(unsigned char volatile xdata *)0xfe86)
#define I2CRXD               (*(unsigned char volatile xdata *)0xfe87)

sfr P1M1

sfr P1M0          =      0x91;
sfr P0M1          =      0x92;
sfr P0M0          =      0x93;
sfr P2M1          =      0x94;
sfr P2M0          =      0x95;
sfr P3M1          =      0x96;
sfr P3M0          =      0xb1;
sfr P4M1          =      0xb2;
sfr P4M0          =      0xb3;
sfr P5M1          =      0xb4;
sfr P5M0          =      0xc9;
sfr P5M1          =      0xca;

sfr P5M0

sbit SDA          =      P1^4;
sbit SCL          =      P1^5;

void Wait()
{
    while (! (I2CMSST & 0x40));
    I2CMSST &= ~0x40;
}

void Start()
{
    I2CMSCR = 0x01; //send START command
    Wait();
}

void SendData(char dat)
{
    I2CTXD = dat; // Write data to the data buffer
    I2CMSCR = 0x02; //send SEND command
    Wait();
}

void RecvACK()
{
    I2CMSCR = 0x03; //Send read ACK command
    Wait();
}

char RecvData()

```

```

{
    I2CMSCR = 0x04; //send RECV command
    Wait();
    return I2CRXD;
}

void SendACK()
{
    I2CMSST = 0x00; //Set up signalACK
    I2CMSCR = 0x05; //send command
    Wait();
}

void SendNAK()
{
    I2CMSST = 0x01; //Set up signalNAK
    I2CMSCR = 0x05; //send command
    Wait();
}

void Stop()
{
    I2CMSCR = 0x06; //send STOP command
    Wait();
}

void Delay()
{
    int i;

    for (i=0; i<3000; i++)
    {
        _nop_();
        _nop_();
        _nop_();
        _nop_();
    }
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    P_SW2 = 0x80;
    I2CCFG = 0xe0; //Enable I2C Host mode
    I2CMSST = 0x00;
}

```

```

Start(); // Send start command
SendData(0xa2); // Send device address, Write command
RecvACK();
SendData(0x02); // Send storage address
RecvACK(); // Set the second value
SendData(0x00); // Set the minute value
RecvACK(); // Set the hour value
SendData(0x12); // Set the hour value
RecvACK(); // Send stop command
Stop();

while (1)
{
    Start(); // Send start command
    SendData(0xa2); // Send device address, Write command
    RecvACK();
    SendData(0x02); // Send storage address
    RecvACK(); // Send start command
    Start(); // Send device address, Read command
    SendData(0xa3); // Send device address, Read command
    RecvACK(); // Read the second value
    P0 = RecvData(); // Read minute value
    SendACK(); // Read hourly value
    P2 = RecvData(); // Read hourly value
    SendACK(); // Send stop command
    P3 = RecvData(); // Send stop command
    SendNAK();
    Stop();

    Delay();
}
}

```

Assembly code

The test operating frequency is

11.0592MHz.

P_SW2	DATA	0BAH
I2CCFG	XDATA	0FE80H
I2CMSCR	XDATA	0FE81H
I2CMSST	XDATA	0FE82H
I2CSLCR	XDATA	0FE83H
I2CSLST	XDATA	0FE84H
I2CSLADR	XDATA	0FE85H
I2CTXD	XDATA	0FE86H
I2CRXD	XDATA	0FE87H
SDA	BIT	P1.4
SCL	BIT	P1.5
P1M1	DATA	091H
P1M0	DATA	092H
P0M1	DATA	093H
P0M0	DATA	094H
P2M1	DATA	095H
P2M0	DATA	096H

P3M1 DATA 0B1H
 P3M0 DATA 0B2H
 P4M1 DATA 0B3H
 P4M0 DATA 0B4H
 P5M1 DATA 0C9H
 P5M0 DATA 0CAH

ORG 0000H
 LJMP MAIN

ORG 0100H

START:

MOV A,#00000001B ;send START command
 MOV DPTR,#I2CMSCR
 MOVX @DPTR,A
 JMP WAIT

SENDDATA:

MOV DPTR,#I2CTXD ; Write data to the data buffer
 MOVX @DPTR,A
 MOV A,#00000010B ;send SEND command
 MOV DPTR,#I2CMSCR
 MOVX @DPTR,A
 JMP WAIT

RECVACK:

MOV A,#00000011B ;Send read ACK command
 MOV DPTR,#I2CMSCR
 MOVX @DPTR,A
 JMP WAIT

RECVDATA:

MOV A,#00000100B ;send RECV command
 MOV DPTR,#I2CMSCR
 MOVX @DPTR,A
 CALL WAIT
 MOV DPTR,#I2CRXD ; Read data from the data buffer
 MOVX A,@DPTR
 RET

SENDACK:

MOV A,#00000000B ;Set up ACK signal
 MOV DPTR,#I2CMSST
 MOVX @DPTR,A
 MOV A,#00000101B ;send ACK command
 MOV DPTR,#I2CMSCR
 MOVX @DPTR,A
 JMP WAIT

SENDNAK:

MOV A,#00000001B ;Set up NAK signal
 MOV DPTR,#I2CMSST
 MOVX @DPTR,A
 MOV A,#00000101B ;send ACK command
 MOV DPTR,#I2CMSCR
 MOVX @DPTR,A
 JMP WAIT

STOP:

MOV A,#00000110B ;send STOP command
 MOV DPTR,#I2CMSCR
 MOVX @DPTR,A
 JMP WAIT

WAIT:

MOV DPTR,#I2CMSST ; Clear interrupt sign

```

MOVX      A,@DPTR
JNB       ACC.6, WAIT
ANL      A,#NOT 40H
MOVX     @DPTR,A
RET

DELAY:
MOV      R0,#0
MOV      R1,#0

DELAY1:
NOP
NOP
NOP
NOP
DJNZ    R1,DELAY1
DJNZ    R0,DELAY1
RET

MAIN:
MOV      SP,#5FH
MOV      P0M0,#00H
MOV      P0M1,#00H
MOV      P1M0,#00H
MOV      P1M1,#00H
MOV      P2M0,#00H
MOV      P2M1,#00H
MOV      P3M0,#00H
MOV      P3M1,#00H
MOV      P4M0,#00H
MOV      P4M1,#00H
MOV      P5M0,#00H
MOV      P5M1,#00H

MOV      P_SW2,#80H

MOV      A,#11110000B           ;Set up I2C The module is the host mode
MOV      DPTR,#I2CCFG
MOVX     @DPTR,A
MOV      A,#00000000B
MOV      DPTR,#I2CMSST
MOVX     @DPTR,A

CALL     START                 ;Send start command send device
MOV      A,#0A2H               address Write command
CALL     SENDDATA
CALL     RECVACK
MOV      A,#002H               ;Send storage address
CALL     SENDDATA
CALL     RECVACK
MOV      A,#00H                ;Set the second value
CALL     SENDDATA
CALL     RECVACK
MOV      A,#00H                ;Set the minute value
CALL     SENDDATA
CALL     RECVACK
MOV      A,#12H                ;Set the hour value
CALL     SENDDATA
CALL     RECVACK
CALL     STOP                  ;Send stop command

```

LOOP:

```

CALL      START      ; Send start command send device
MOV       A,#0A2H    ; address Write command
CALL      SENDDATA
CALL      RECVACK
MOV       A,#002H    ; Send storage address
CALL      SENDDATA
CALL      RECVACK
CALL      START      ; Send start command send device
MOV       A,#0A3H    ; address Read command
CALL      SENDDATA
CALL      RECVACK
CALL      RECVDATA   ; Read the second value
MOV       P0,A
CALL      SENDACK
CALL      RECVDATA   ; Read minute value
MOV       P2,A
CALL      SENDACK
CALL      RECVDATA   ; Read hourly value
MOV       P3,A
CALL      SENDNAK
CALL      STOP
; Send stop command

CALL      DELAY

JMP      LOOP

END

```

20.4.4 I²C Slave mode (interrupt mode)

c Language code

// The test operating frequency is 11.0592MHz;

```

#include "reg51.h"
#include "intrins.h"

sfr      P_SW2          =      0xba;
#define I2CCFG

#define I2CMSCR          (*(unsigned char volatile xdata *)0xfe80)
#define I2CMSST         (*(unsigned char volatile xdata *)0xfe81)
#define I2CSLDR         (*(unsigned char volatile xdata *)0xfe82)
#define I2CSLST         (*(unsigned char volatile xdata *)0xfe83)
#define I2CSLADR        (*(unsigned char volatile xdata *)0xfe84)
#define I2CTXD          (*(unsigned char volatile xdata *)0xfe85)
#define I2CRXD          (*(unsigned char volatile xdata *)0xfe87)

sfr P1M1
sfr P1M0
sfr P0M1          =      0x91;
sfr P0M0          =      0x92;
sfr P2M1          =      0x93;
sfr P2M0          =      0x94;
sfr P3M1          =      0x95;
sfr P3M0          =      0x96;
sfr P3M1          =      0xb1;

```

```
sfr      P3M0      = 0xb2;
sfr      P4M1      = 0xb3;
sfr      P4M0      = 0xb4;
sfr      P5M1      = 0xc9;
sfr      P5M0      = 0xca;
```

```
sbit     SDA       = P1^4;
sbit     SCL       = P1^5;
```

```
bit      isda; // Device address flag
bit      isma; // Storage address flag
unsigned char      addr;
unsigned char pdata buffer[256];
```

```
void I2C_Isr() interrupt 24
```

```
{
    _push_(P_SW2);
    P_SW2 |= 0x80;
    if (I2CSLST & 0x40)
    {
        I2CSLST &= ~0x40;
        isda = 1;
    }
    else if (I2CSLST & 0x20)
    {
        I2CSLST &= ~0x20; // Deal with RECV event
        if (isda) // Deal with RECV Event ( RECV_DEVICE_ADDR )
        {
            isda = 0;
        }
        else if (isma) // Deal with RECV Event ( RECV_MEMORY_ADDR )
        {
            isma = 0;
            addr = I2CRXD;
            I2CTXD = buffer[addr];
        }
        else // Deal with RECV Event ( RECV_DATA )
        {
            buffer[addr++] = I2CRXD;
        }
    }
    else if (I2CSLST & 0x10)
    {
        I2CSLST &= ~0x10; // Deal with SEND event
        if (I2CSLST & 0x02)
        {
            I2CTXD = 0xff; // received NAK Then stop reading data
        }
        else // received ACK Then continue to read the data
        {
            I2CTXD = buffer[++addr];
        }
    }
    else if (I2CSLST & 0x08)
    {
        I2CSLST &= ~0x08; // Deal with STOP event
        isda = 1;
        isma = 1;
    }
}
```



```

    }

    _pop_(P_SW2);
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    P_SW2 = 0x80;
    I2CCFG = 0x81;
    I2CSLADR = 0x5a;
    // I2C Slave mode Enable
    // I2CSLADR=0101_1010B
    // setting the slave device address register
    // Since the device address sent to the host must be the same as
    // Same to access this Slave equipment.
    // I2CSLADR[7:1]
    // If the host needs to write data, it must be sent
    // . If the host needs to read data, it must be sent.
    I2CSLST = 0x00;
    I2CSLCR = 0x78;
    EA = 1;
    // Enable slave mode interrupt

    isda = 1;
    // User variable initialization

    isma = 1;
    addr = 0;
    I2CTXD = buffer[addr];
    while (1);
}

```

Assembly code

The test operating frequency is
11.0592MHz;

P_SW2	DATA	0BAH
I2CCFG	XDATA	0FE80H
I2CMSCR	XDATA	0FE81H
I2CMSST	XDATA	0FE82H
I2CSLCR	XDATA	0FE83H
I2CSLST	XDATA	0FE84H
I2CSLADR	XDATA	0FE85H
I2CTXD	XDATA	0FE86H
I2CRXD	XDATA	0FE87H
SDA	BIT	P1.4
SCL	BIT	P1.5
ISDA	BIT	20H. 0

Device address flag

ISMA	BIT	20H. 1	Storage address flag
ADDR	DATA	21H	
P1M1	DATA	091H	
P1M0	DATA	092H	
P0M1	DATA	093H	
P0M0	DATA	094H	
P2M1	DATA	095H	
P2M0	DATA	096H	
P3M1	DATA	0B1H	
P3M0	DATA	0B2H	
P4M1	DATA	0B3H	
P4M0	DATA	0B4H	
P5M1	DATA	0C9H	
P5M0	DATA	0CAH	
	ORG	0000H	
	LJMP	MAIN	
	ORG	00C3H	
	LJMP	I2CISR	
	ORG	0100H	
I2CISR:			
	PUSH	ACC	
	PUSH	PSW	
	PUSH	DPL	
	PUSH	DPH	
	MOV	DPTR,#I2CSLST	Detect slave status
	MOVX	A,@DPTR	
	JB	ACC.6,STARTIF	
	JB	ACC.5,RXIF	
	JB	ACC.4,TXIF	
	JB	ACC.3,STOPIF	
ISREXIT:			
	POP	DPH	
	POP	DPL	
	POP	PSW	
	POP	ACC	
	RETI		
STARTIF:			
	ANL	A,#NOT 40H	Deal with START event
	MOVX	@DPTR,A	
	SETB	ISDA	
	JMP	ISREXIT	
RXIF:			
	ANL	A,#NOT 20H	Deal with RECV event
	MOVX	@DPTR,A	
	MOV	DPTR,#I2CRXD	
	MOVX	A,@DPTR	
	JBC	ISDA,RXDA	
	JBC	ISMA,RXMA	
	MOV	R0,ADDR	Deal with RECV Event (RECV DATA)
	MOVX	@R0,A	
	INC	ADDR	
	JMP	ISREXIT	
RXDA:			
	JMP	ISREXIT	Deal with RECV Event (RECV DEVICE ADDR)
RXMA:			

```

MOV     ADDR,A           ;Deal with RECV Event ( RECV MEMORY ADDR )
MOV     R0,A
MOVX    A,@R0
MOV     DPTR,#I2CTXD
MOVX    @DPTR,A
JMP     ISREXIT

TXIF:
ANL     A,#NOT 10H      ;Deal with END event
MOVX    @DPTR,A
JB      ACC.1,RXNAK
INC     ADDR
MOV     R0,ADDR
MOVX    A,@R0
MOV     DPTR,#I2CTXD
MOVX    @DPTR,A
JMP     ISREXIT

RXNAK:
MOVX    A,#0FFH
MOV     DPTR,#I2CTXD
MOVX    @DPTR,A
JMP     ISREXIT

STOPIF:
ANL     A,#NOT 08H     ;Deal with TOP event
MOVX    @DPTR,A
SETB    ISDA
SETB    ISMA
JMP     ISREXIT

MAIN:
MOV     SP,#5FH
MOV     P0M0,#00H
MOV     P0M1,#00H
MOV     P1M0,#00H
MOV     P1M1,#00H
MOV     P2M0,#00H
MOV     P2M1,#00H
MOV     P3M0,#00H
MOV     P3M1,#00H
MOV     P4M0,#00H
MOV     P4M1,#00H
MOV     P5M0,#00H
MOV     P5M1,#00H

MOV     P_SW2,#80H

MOV     A,#1000001B     ;Enable I2C Slave mode
MOV     DPTR,#I2CCFG
MOVX    @DPTR,A
MOV     A,#01011010B   ; Set the slave device address register
                                ; I2CSLADR[7:1]=010_1101B,MA=0B; namely
                                ; Since the device address sent to the host must be the same as MA 0,
                                ; The same can access this host. Slave equipment.
                                ; I2CSLADR[7:1]
                                ; you need to write data, you have to send it.
                                ; If the host needs to read data, it must send it

MOV     DPTR,#I2CSLADR
MOVX    @DPTR,A
MOV     A,#00000000B
MOV     DPTR,#I2CSLST
MOVX    @DPTR,A

```

```

MOV      A,#01111000B      ; Enable slave mode interrupt
MOV      DPTR,#I2CSLCR
MOVX     @DPTR,A

SETB     ISDA              ; User variable initialization
SETB     ISMA
CLR      A
MOV      ADDR,A
MOV      R0,A
MOVX     A,@R0
MOV      DPTR,#I2CTXD
MOVX     @DPTR,A

SETB     EA

SJMP     $

END

```

20.4.5 I²C Slave mode (query method)

c Language code

// The test operating frequency is
11.0592MHz;

```

#include "reg51. h"
#include "intrins. h"

sfr      P_SW2          =      0xba;
#define I2CCFG
#define I2CMSCR          (*(unsigned char volatile xdata *)0xfe80)
#define I2CMSST          (*(unsigned char volatile xdata *)0xfe81)
#define I2CSLCR          (*(unsigned char volatile xdata *)0xfe82)
#define I2CSLST          (*(unsigned char volatile xdata *)0xfe83)
#define I2CSLADR          (*(unsigned char volatile xdata *)0xfe84)
#define I2CTXD           (*(unsigned char volatile xdata *)0xfe86)
#define I2CRXD           (*(unsigned char volatile xdata *)0xfe87)

sfr P1M1
sfr P1M0          =      0x91;
sfr P0M1          =      0x92;
sfr P0M0          =      0x93;
sfr P2M1          =      0x94;
sfr P2M0          =      0x96;
sfr P3M1          =      0xb1;
sfr P3M0          =      0xb2;
sfr P4M1          =      0xb4;
sfr P4M0          =      0xc9;
sfr P5M1          =      0xca;
sfr P5M0

sbit SDA          =      P1^4;
sbit SCL          =      P1^5;

bit isda;

```

// Device address flag

```

        isma; bit
unsigned char          addr;
unsigned char pdata    buffer[256];

```

```
void main()
{

```

```

    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    P_SW2 = 0x80;
    I2CCFG = 0x81;
    I2CSLADR = 0x5a;

```

```

    I2CSLST = 0x00;
    I2CSLCR = 0x00;

```

```

    isda = 1;
    isma = 1;
    addr = 0;
    I2CTXD = buffer[addr];

```

```
while (1)
{

```

```

    if (I2CSLST & 0x40)
    {
        I2CSLST &= ~0x40;
        isda = 1;
    }
    else if (I2CSLST & 0x20)
    {

```

```

        I2CSLST &= ~0x20;
        if (isda)
        {
            isda = 0;
        }
        else if (isma)
        {
            isma = 0;
            addr = I2CTXD;
            I2CTXD = buffer[addr];
        }
        else
        {

```

```

            buffer[addr++] = I2CTXD;

```

```
// Storage address flag
```

```

// I2C Slave mode Enable
// I2CSLADR=0101_1010B
// setting the slave device address register
// Since the device address sent to the host must be the same as
// Same to access this Slave equipment.
// If the host needs to write data, it must be sent
// . If the host needs to read data, it must be sent.

```

```
// Disable slave mode interruption
```

```
// User variable initialization
```

```

// START // If the processing is a repeated
// start signal, this setting must be made

```

```
// Deal with RECV event
```

```
// Deal with RECV Event ( RECV DEVICE ADDR )
```

```
// Deal with RECV Event ( RECV MEMORY ADDR )
```

```
// Deal with RECV Event ( RECV DATA )
```

```

    }
}
else if (I2CSLST & 0x10)
{
    I2CSLST &= ~0x10; //Deal with SEND event
    if (I2CSLST & 0x02)
    {
        I2CTXD = 0x0f; //received NAK Then stop reading data
    }
    else
    {
        I2CTXD = buffer[+addr]; //received ACK Then continue to read the data
    }
}
else if (I2CSLST & 0x08)
{
    I2CSLST &= ~0x08; //Deal with STOP event
    isda = 1;
    isma = 1;
}
}
}

```

Assembly code

The test operating frequency is

11.0592MHz;

P_SW2	DATA	0BAH
I2CCFG	XDATA	0FE80H
I2CMSCR	XDATA	0FE81H
I2CMSST	XDATA	0FE82H
I2CSLCR	XDATA	0FE83H
I2CSLST	XDATA	0FE84H
I2CSLADR	XDATA	0FE85H
I2CTXD	XDATA	0FE86H
I2CRXD	XDATA	0FE87H
SDA	BIT	P1.4
SCL	BIT	P1.5
ISDA	BIT	20H. 0
ISMA	BIT	20H. 1
ADDR	DATA	21H
P1M1	DATA	091H
P1M0	DATA	092H
P0M1	DATA	093H
P0M0	DATA	094H
P2M1	DATA	095H
P2M0	DATA	096H
P3M1	DATA	0B1H
P3M0	DATA	0B2H
P4M1	DATA	0B3H
P4M0	DATA	0B4H
P5M1	DATA	0C9H
P5M0	DATA	0CAH
	ORG	0000H

Device address flag
Storage address flag

```

        LJMPC      MAIN

MAIN:

        ORG      0100H

        MOV      SP, #5FH
        MOV      P0M0, #00H
        MOV      P0M1, #00H
        MOV      P1M0, #00H
        MOV      P1M1, #00H
        MOV      P2M0, #00H
        MOV      P2M1, #00H
        MOV      P3M0, #00H
        MOV      P3M1, #00H
        MOV      P4M0, #00H
        MOV      P4M1, #00H
        MOV      P5M0, #00H
        MOV      P5M1, #00H

        MOV      P_SW2, #80H

        MOV      A, #10000001B
        MOV      DPTR, #I2CCFG
        MOVX     @DPTR, A
        MOV      A, #01011010B
        MOV      DPTR, #I2CSLADR
        MOVX     @DPTR, A
        MOV      A, #00000000B
        MOV      DPTR, #I2CSLST
        MOVX     @DPTR, A
        MOV      A, #00000000B
        MOV      DPTR, #I2CSLCR
        MOVX     @DPTR, A

        SETB     ISDA
        SETB     ISMA
        CLR      A
        MOV      ADDR, A
        MOV      R0, A
        MOVX     A, @R0
        MOV      DPTR, #I2CTXD
        MOVX     @DPTR, A

LOOP:

        MOV      DPTR, #I2CSLST
        MOVX     A, @DPTR
        JB      ACC.6, STARTIF
        JB      ACC.5, RXIF
        JB      ACC.4, TXIF
        JB      ACC.3, STOPIF
        JMP      LOOP

STARTIF:

        ANL      A, #NOT 40H
        MOVX     @DPTR, A
        SETB     ISDA

```

; Enable I2C Slave mode
 ; Set the slave device address register
 ; I2CSLADR[7:1]=010_1101B, MA=0B, namely
 ; Since the device address sent to the host must be the same as MA 0,
 ; The same can access this host. Slave equipment.
 ; I2CSLADR[7:1]
 ; you need to write data, you have to send it
 ; If the host needs to read data, it must send it
 ; Disable slave mode interruption
 ; User variable initialization
 ; Detect slave status
 ; Deal with START event

```

        JMP                LOOP

RXIF:

        ANL                A,#NOT 20H                ;Deal with RECV event
        MOVX               @DPTR,A
        MOV                DPTR,#I2CRXD
        MOVX               A,@DPTR
        JBC                ISDA,RXDA
        JBC                ISMA,RXMA
        MOV                R0,ADDR                ;Deal with RECV Event ( RECV DATA )
        MOVX               @R0,A
        INC                ADDR
        JMP                LOOP

RXDA:

        JMP                LOOP                ;Deal with RECV Event ( RECV DEVICE ADDR )

RXMA:

        MOV                ADDR,A                ;Deal with RECV Event ( RECV MEMORY ADDR )
        MOV                R0,A
        MOVX               A,@R0
        MOV                DPTR,#I2CTXD
        MOVX               @DPTR,A
        JMP                LOOP

TXIF:

        ANL                A,#NOT 10H                ;Deal with END event
        MOVX               @DPTR,A
        JB                 ACC.1,RXNAK
        INC                ADDR
        MOV                R0,ADDR
        MOVX               A,@R0
        MOV                DPTR,#I2CTXD
        MOVX               @DPTR,A
        JMP                LOOP

RXNAK:

        MOVX               A,#0FFH
        MOV                DPTR,#I2CTXD
        MOVX               @DPTR,A
        JMP                LOOP

STOPIF:

        ANL                A,#NOT 08H                ;Deal with STOP event
        MOVX               @DPTR,A
        SETB               ISDA
        SETB               ISMA
        JMP                LOOP

        END

```

20.4.6 test I²C The host code of the slave mode code

c Language code

```
// The test operating frequency is 11.0592MHz;
```

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```
sfr P_SW2 = 0xba;
```



```

#define I2CCFG                (*(unsigned char volatile xdata *)0xfe80)
#define I2CMSCR                (*(unsigned char volatile xdata *)0xfe81)
#define I2CMSST                (*(unsigned char volatile xdata *)0xfe82)
#define I2CSLCLR                (*(unsigned char volatile xdata *)0xfe83)
#define I2CSLST                (*(unsigned char volatile xdata *)0xfe84)
#define I2CSLADR                (*(unsigned char volatile xdata *)0xfe85)
#define I2CTXD                (*(unsigned char volatile xdata *)0xfe86)
#define I2CRXD                (*(unsigned char volatile xdata *)0xfe87)

sfr P1M1                = 0x91;
sfr P1M0                = 0x92;
sfr P0M1                = 0x93;
sfr P0M0                = 0x94;
sfr P2M1                = 0x95;
sfr P2M0                = 0x96;
sfr P3M1                = 0xb1;
sfr P3M0                = 0xb2;
sfr P4M1                = 0xb3;
sfr P4M0                = 0xb4;
sfr P5M1                = 0xc9;
sfr P5M0                = 0xca;

sbit SDA                = P1^4;
sbit SCL                = P1^5;

void Wait()
{
    while (! (I2CMSST & 0x40));
    I2CMSST &= ~0x40;
}

void Start()
{
    I2CMSCR = 0x01;                //send START command
    Wait();
}

void SendData(char dat)
{
    I2CTXD = dat;                // Write data to the data buffer
    I2CMSCR = 0x02;                //send SEND command
    Wait();
}

void RecvACK()
{
    I2CMSCR = 0x03;                //Send read ACK command
    Wait();
}

char RecvData()
{
    I2CMSCR = 0x04;                //send RECV command
    Wait();
    return I2CRXD;
}

void SendACK()
{

```

```

    I2CMSST = 0x00; //Set up signalACK
    I2CMSCR = 0x05; //send command
    Wait();
}

void SendNAK()
{
    I2CMSST = 0x01; //Set up signalNAK
    I2CMSCR = 0x05; //send command
    Wait();
}

void Stop()
{
    I2CMSCR = 0x06; //send STOP command
    Wait();
}

void Delay()
{
    int i;

    for (i=0; i<3000; i++)
    {
        _nop_0;
        _nop_0;
        _nop_0;
        _nop_0;
    }
}

void main()
{
    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    P_SW2 = 0x80;
    I2CCFG = 0xe0; //Enable I2C Host mode
    I2CMSST = 0x00;
    Start();
    SendData(0x5a); //Send start command
    RecvACK(); //Send device address (010_1101B)+ Write command (0B)
    SendData(0x00); //Send storage address
    RecvACK(); //Send storage address
    SendData(0x12); //Write test data 1
    RecvACK(); //Write test data 2
    SendData(0x78);
}

```

```

RecvACK();
Stop(); // Send stop command

// Send start command
Start(); // Send device address
SendData(0x5a); // (010_1101B)+ Write command (0B)
RecvACK();
SendData(0x00); // Send storage address high byte
RecvACK();
Start(); // Send start
SendData(0x5b); // command Send device Read command (1B)
RecvACK(); // address Read data 1
P0 = RecvData(); // Read data 2
SendACK();
P2 = RecvData(); // Read data
SendNAK();
Stop(); // Send stop command

P_SW2 = 0x00;

while (1);
}

```

Assembly code

The test operating frequency is 11.0592MHz;

P_SW2	DATA	0BAH	
I2CCFG	XDATA	0FE80H	
I2CMSCR	XDATA	0FE81H	
I2CMSST	XDATA	0FE82H	
I2CSLCR	XDATA	0FE83H	
I2CSLST	XDATA	0FE84H	
I2CSLADR	XDATA	0FE85H	
I2CTXD	XDATA	0FE86H	
I2CRXD	XDATA	0FE87H	
SDA	BIT	P1.4	
SCL	BIT	P1.5	
P1M1	DATA	091H	
P1M0	DATA	092H	
P0M1	DATA	093H	
P0M0	DATA	094H	
P2M1	DATA	095H	
P2M0	DATA	096H	
P3M1	DATA	0B1H	
P3M0	DATA	0B2H	
P4M1	DATA	0B3H	
P4M0	DATA	0B4H	
P5M1	DATA	0C9H	
P5M0	DATA	0CAH	
	ORG	0000H	
	LJMP	MAIN	
	ORG	0100H	
START:	MOV	A,#00000001B	,send START command

```

MOV DPTR,#I2CMSCR
MOVX @DPTR,A
JMP WAIT

SENDDATA:
MOV DPTR,#I2CTXD ; Write data to the data buffer
MOVX @DPTR,A
MOV A,#00000010B ;send SEND command
MOV DPTR,#I2CMSCR
MOVX @DPTR,A
JMP WAIT

RECVACK:
MOV A,#00000011B ;Send read ACK command
MOV DPTR,#I2CMSCR
MOVX @DPTR,A
JMP WAIT

RECVDATA:
MOV A,#00000100B ;send RECV command
MOV DPTR,#I2CMSCR
MOVX @DPTR,A
CALL WAIT
MOV DPTR,#I2CRXD ; Read data from the data buffer
MOVX A,@DPTR
RET

SENDACK:
MOV A,#00000000B ;Set up ACK signal
MOV DPTR,#I2CMSST
MOVX @DPTR,A
MOV A,#00000101B ;send ACK command
MOV DPTR,#I2CMSCR
MOVX @DPTR,A
JMP WAIT

SENDNAK:
MOV A,#00000001B ;Set up NAK signal
MOV DPTR,#I2CMSST
MOVX @DPTR,A
MOV A,#00000101B ;send ACK command
MOV DPTR,#I2CMSCR
MOVX @DPTR,A
JMP WAIT

STOP:
MOV A,#00000110B ;send STOP command
MOV DPTR,#I2CMSCR
MOVX @DPTR,A
JMP WAIT

WAIT:
MOV DPTR,#I2CMSST ; Clear interrupt sign
MOVX A,@DPTR
JNB ACC.6,WAIT
ANL A,#NOT 40H
MOVX @DPTR,A
RET

DELAY:
MOV R0,#0
MOV R1,#0

DELAYI:
NOP
NOP
NOP

```

```

NOP
DJNZ     R1,DELAY1
DJNZ     R0,DELAY1
RET

MAIN:

MOV      SP,#5FH
MOV      P0M0,#00H
MOV      P0M1,#00H
MOV      P1M0,#00H
MOV      P1M1,#00H
MOV      P2M0,#00H
MOV      P2M1,#00H
MOV      P3M0,#00H
MOV      P3M1,#00H
MOV      P4M0,#00H
MOV      P4M1,#00H
MOV      P5M0,#00H
MOV      P5M1,#00H

MOV      P_SW2,#80H

MOV      A,#11100000B           ;Set up I2C The module is the host mode
MOV      DPTR,#12CCFG
MOVX     @DPTR,A
MOV      A,#00000000B
MOV      DPTR,#12CMSST
MOVX     @DPTR,A

CALL     START                 ;Send start command
MOV      A,#5AH
CALL     SENDDATA              ;(010_1101B)+ Write command, Send
CALL     RECVACK               ;device address, Send storage address (0B)
MOV      A,#000H
CALL     SENDDATA
CALL     RECVACK
MOV      A,#12H
CALL     SENDDATA              ;Write test data
CALL     RECVACK
MOV      A,#78H
CALL     SENDDATA              ;Write test data
CALL     RECVACK
CALL     STOP                  ;Send stop command

CALL     DELAY                 ;Wait for the device to
                                ;write data, Send start command

CALL     START                 ;Send device address
MOV      A,#5AH
CALL     SENDDATA              ;(010_1101B)+ Write command (0B)
CALL     RECVACK
MOV      A,#000H
CALL     SENDDATA              ;Send storage address
CALL     RECVACK
CALL     START                 ;Send start command
MOV      A,#5BH
CALL     SENDDATA              ;Send device address, Read command (1B)
CALL     RECVACK
CALL     RECVDATA              ;Read data 1
MOV      P0,A

```

```
CALL SENDACK  
CALL RECVDATA ; Read data 2  
MOV P2,A  
CALL SENDNAK  
CALL STOP ; Send stop command  
  
JMP S  
  
END
```



21 16 Bit advanced PWM Timer, support quadrature encoder

The series of microcontrollers are integrated internally Timer, divided into two sets of cycles can be different
 Named separately Harmony channel 8 16 PWM1 and PWM2 , But it is easy to be confused with the name of the chip
 Therefore, it was changed to (The previous data sheet was named and can be configured as a group, Symmetrical, Dead zone con
 of PWM Or capture external signals, the second group can be set separately, First group can be configured as a Output or capture external signals.

First group PWM/PWMA The clock frequency can be the system clock through the register enter and PWMA_PSCRH
 The clock after the line is divided by the division, the division between. PWM/PWMB The clock frequency can be system time
 can be the clock passing through the and register and group. For the clock after dividing by frequency, the division value between
 value. Two groups The clock frequency can be set independently.

First group PWM A channel (PWM1P/PWM1N, PWM2P/PWM2N, PWM3P/PWM3N, PWM4P/PWM4N)
 Comparison function, the second group can be implemented in the channels can be set (PWM5, PWM6, PWM7, PWM8), each channel is also
 Can be implemented independently PWM. The only difference between the timer is that the first set can output compl
 Symmetrical PWM the second group can only output single-ended. Other functions are exactly the same. The following introduction to the advanced timer
 Take the first group as an example to illustrate.

When using the first group timer output PWM When the waveform is set, it can be enabled separately. Only
 It can also be enabled separately and PWM1P output. For example: if the output is enabled separately, then PWM1P
 can no longer be output and PWM1N Form a set of complementary symmetrical output. The output of the channel can be indepen
 independently, unless it is set, for example: the PWM1P and PWM2N Output, can also be enabled separately PWM3N output. If needed
 first group can be enabled separately. When measuring the pulse width, the input signal can only be input from the
 PWM1P/PWM2P/PWM3P/PWM4P Only the capture function and the pulse width measurement function are available.

Two groups of advanced When the timer captures the external signal, it can choose to capture the rising edge or the falling edge. If necessary
 Capture the rising and falling edges, then the input signal can be connected. Enables channel that the capture the rising edge and the other to ca
 Just get the falling edge. Even more powerful is to connect the external input signal to two channels at the same time
 Empty ratio.

Three kinds of hardware compare:
 Compatible with tradition : Can output PWM Waveform, capture external input signals, and output high-speed pulses. Can be e
 bit₇ Out bit₈ bit₁₀ Bit of PWM 6 Waveform, bit PWM The frequency of the waveform is clock source frequency PWM bit
 The frequency of the waveform is Module clock source frequency PCA The frequency of the waveform is Module clock source frequency bit₁₂₈ PWM
 PWM The frequency of the waveform is the frequency of the capture external clock source signals, you can capture rising edges, falling edges, o
 When capturing the rising and falling edges.

STC8G Series of 15 Bit enhanced : PWM Waveform, no input capture function. External output The frequency of PWM
 Can only be exported externally PWM
 And the duty cycle can be set arbitrarily. Through software intervention, multiple complementary waves can be achieved. There is an external excepti
 The detection function with dead zone and the real-time trigger conversion function. ADC

Series of STC8H/STC12H Bit advanced PWM Timer : Is currently STC The most powerful , Can output any frequency externally to
 16 And any duty cycle PWM waveform. Output without software intervention. Symmetrical PWM With dead zone. Can capture external output
 The input signal can capture the rising and falling edges, or capture the rising and falling edges at the same time. When measuring the e
 and duty cycle of the waveform can be measured at the same time. There is an orthogonal coding Conversion function, external anomaly detection

In the description below , Represents the first group timer , PWMB Represents the second group
 PWMA

The first

Timer/PWMA

Internal signal description

TI1 PWM Pin signal or PWM1P/PWM2P/PWM3P **Different or later signals)**

TI1 : External clock input signal (Group advanced)
 IC1FT1F: Digitally filtered

passing by **TI1FP** : After CC2P TI1

passing by **TI1F_ED** : TI1F The edge signal Signal after the edge detector TI1F

TI1FP1 : After passing by Capture TI1F Signal

TI1FP2 : After passing by Input signal of the selected channel TI1F signal

IC1 : Pass CC1S the edge detector after the edge detector 1

OC1REF : The reference waveform output by the output channel (intermediate waveform)

OC1 : the main output signal of the channel (after polarity processing) **Signal)**

OC1N : The complementary output signal of the channel (after After polarity treatment **Signal)**

TI2 : External clock input signal (PWM2P2 Pin signal)

IC2FT2F: Digitally filtered TI2 signal

passing by **TI2F_ED** : TI2F edge signal

TI2FP : After passing by After the edge detector CC1P/CC2P signal

TI2FP1 : After passing by After the edge detector TI2F Signal

TI2FP2 : After passing by After the edge detector TI2F signal

IC2 : Pass CC2S Captured input signal of the selected channel : the reference

OC2REF waveform output by the output channel (intermediate waveform) :

OC2 the main output signal of the channel (after polarity processing) **Signal)**

OC2N : The complementary output signal of the channel (after After polarity treatment **Signal)**

TI3 : External clock input signal (PWM3P3 Pin signal)

IC3FT3F: Digitally filtered TI3 signal

passing by **TI3F_ED** : TI3F edge signal

TI3FP : After passing by After the edge detector CC3P/CC4P signal

TI3FP3 : After passing by After the edge detector TI3F Signal

TI3FP4 : After passing by After the edge detector TI3F signal

IC3 : Pass CC3S Captured input signal of the selected channel : the reference

OC3REF waveform output by the output channel (intermediate waveform) :

OC3 the main output signal of the channel (after polarity processing) **Signal)**

OC3N : channel 3 Complementary output signal (after After polarity treatment **Signal)**

TI4 : External clock input signal (PWM4P4 Pin signal)

IC4FT4F: Digitally filtered TI4 signal

passing by **TI4F_ED** : TI4F edge signal

TI4FP : After passing by After the edge detector CC3P/CC4P signal

TI4FP3 : After passing by After the edge detector TI4F Signal

TI4FP4 : After passing by After the edge detector TI4F signal

IC4 : Pass CC4S CC4P Captured input signal of the selected channel : the

OC4REF reference waveform output by the output channel (intermediate waveform)

The main output signal (after **OC4** After polarity treatment **Signal)**

OC4N : Channel 4 Complementary output signal (after After polarity treatment **Signal)**

ITRI : Internal trigger input signal

TRC : Internal trigger input signal

TRC : Fixed as $T11_ED$

TRGI : After passing by trigger input signal

TRGO : After passing by Trigger multiple signal after multiplexer

ETR : External trigger input signal ($PWMET11$ Pin signal)

ETRP : After passing by Edge detector and After the divider $ETPS$ signal

ETRF : After passing by ETF digitally filtered $ETRP$ signal

BRK : Brake input signal ($PWMFLT$)

CK_PSC : Prescaler clock, Input clock of prescaler $PWMA_PSCR$

CK_CNT : $PWMA_PSCR$ Output clock of prescaler , PWM Timer clock

Internal signal description

T15 : External clock input signal ($PWM12$ Pin signal or $PWM5/PWM6/PWM7$ Different or later signals)

T15 : Digitally filtered signal $IC5FT15F$

passing by **T15FP** : After $CC6P$ $T15$

passing by **T15F_ED** : The edge signal after the edge detector $T15F$

T15FP5 : After passing by capture $T15F$ Signal

T15FP6 : After passing by output signal of the selected channel after $CC6P$ $T15F$

IC5 : Pass $CC5S$ the edge detector after the edge detector 5

OC5REF : The reference waveform output by the output channel (intermediate waveform)

OC5 : the main output signal of the channel (after polarity processing $CC5P$ Signal)

T16 : External clock input signal ($PWM66$ Pin signal)

T16 : Digitally filtered signal $IC6FT16F$

passing by **T16F_ED** : edge signal $T16F$

T16FP : After passing by After the edge detector $CC6P$ $T16F$ signal

T16FP5 : After passing by After the edge detector $T16F$ Signal

T16FP6 : After passing by $CC6P$ After the edge detector $T16F$ signal

IC6 : Pass $CC6S$ The channel selected to capture the input signal 6

OC6REF : The reference waveform output by the output channel (intermediate waveform)

OC6 : The main output signal of the channel (after polarity treatment $CC6P$ Signal)

T17 : External clock input signal ($PWM77$ Pin signal)

T17 : Digitally filtered signal $IC7FT17F$

Jingover **T17F_ED** : edge signal $T17F$

T17FP : After passing by After the edge detector $CC7P$ $T17F$ signal

T17FP7 : After passing by After the edge detector $T17F$ Signal

T17FP8 : After passing by $CC7P$ After the edge detector $T17F$ signal

IC7 : Pass $CC7S$ The channel selected to capture the input signal 7

OC7REF : The reference waveform output by the output channel (intermediate waveform)

OC7 : The main output signal of the channel (after polarity treatment $CC7P$ Signal)

TI8 : External clock input signal (PWM88 Pin signal)

IC8FT18F : Digitally filtered signal TI8

passing by TI8F_ED : edge signal

TI8FP : After passing by After the edge detector CC7P/EC8P signal

TI8FP7 : After passing by After the edge detector TI8F signal

TI8FP8 : After passing by CC8P After the edge detector TI8F signal

IC8 : Pass CC8S Capture input signal of the selected channel

OC8REF : Output channel 8 Output reference waveform (intermediate waveform)

OC8 : The main output signal of the channel (after polarity treatment Signal)

21.1 introduction

PWMA It consists of an automatic loading counter of bits, which is driven by a programmable prescaler. By a 16

PWMA Suitable for many different purposes :

Basic timing

Measure the pulse width of the input signal (input capture) to generate an output waveform (output comparison) ,

And single-pulse mode) different events (capture,

comparison, overflow, signal, general clock, reset signal, trigger and enable signal) synchronization

Widely used in a variety of control applications, including those that require inter The application of this mode supports complex

Output and dead time control -PWMA The clock source can be an internal clock or an external signal, which can be obtained by configuring the

Make a choice.

21.2 Main features

PWMA The characteristics include :

16 Position up, down, up Automatically load the counter under Allows the repetition counter of the timer register to be

updated after a specified number of counter cycles

16 Bit programmable (can be modified in real time) prescaler, the frequency division coefficient of the counter clock frequency is

Numerical synchronization circuit, used to control the

timer using an external signal and the timer interconnection

Up to Independent channels can be configured as :

Input capture

-

Output

comparison - PWM Output (edge or middle alignment mode)

PWM Six-step

output- single pulse

mode output -

Complementary output support on a channel with programmable dead time - 4

Brake input signal (PWMFLT) Yes To put the timer output signal in a

External trigger input pins (set state or a determined state PWMETI)

events that generate interrupts include :

- Update: The counter overflows upward, Overflow downwards, the counter is initialized (through software or internal, External
- trigger) Trigger event (counter start, stop, initialize, or by internal, External trigger count)
- Input capture,
- external interrupt for measuring pulse width


- Output comparison
- brake signal input

21.3 Time base unit

The time base unit includes:

- 16-bit upward/downward counter
- 16-bit automatic reload register
- 16-bit Repeat counter
- 16-bit Prescaler

PWMA Time base unit



16 The bit counter, prescaler, automatic reload register, and repeat counter register can all be read and written by software. automatic The overload register consists of a preload register and a shadow register.

Can be written in two modes to automatically reload the register :

- Automatic preload is enabled (PWMA_CR1 Register of ARPE Position is)10. In this mode, write to the auto-reload register. The data will be saved in the preload register and in the next update event (UEV) When transferred to the shadow register.
- Automatic pre-loading has been disabled (PWMA_CR1 Register of Position is)00. In this mode, write to the auto-reload register. The data will be written to the shadow register immediately.

Update the conditions under which the event is generated :


- The counter overflows up or down.
- The software is set PWMA_EGR Register UG bit.
- clock, The trigger controller generates a trigger event.

When the preload is enabled (, If an update event occurs, preload the value in the register (PWMA_ARR) Will be written in the shadow register, and the bit . The value in the register will be written to the prescaler. Set Register of PWMA_CR1 will prohibit the update event Output of the prescaler CK_CNT Drive the counter, and Only in PWMA_CR1 storage enable bit of the device (CEN) It is only valid when it is set. Note: The actual counter is The count does not start until one clock cycle after the bit is enabled.

Bit counter read and write 21.3.1 16

There is no cache for the operation of writing the counter, and it can be written at any time Register, so In order to avoid writing the wrong value, it is generally recommended not to write a new value when the counter is running.

The operation of reading the Bit counter The user must first read the high byte of the timer. After the user reads the high byte, the low byte Is automatically cache, and the cache data will be maintained. The read operation of the bit data is completed.



21.3.2 PWMA_ARR Register write operation

The value in the preload register will be written to the 16-bit register PWMA_ARR.

In the register, this operation is completed by two instructions, each of which

reads 1 byte. You must write the high byte first, and then the low byte.

The shadow register is locked when the high byte is written and remains until the low byte is finished.

21.3.3 Prescaler

The prescaler is based on a 16-bit register (PWMA_PSCR) controlled by a 16-bit counter. Because of this control,

the memory has a buffer, so it can be changed at runtime. The prescaler can press the clock frequency of the counter

divide by any value. The value of the prescaler is written from the preload register, and the shadow register that holds the currently used

value is loaded when the low byte is written. Since two separate write operations are required to write the high byte,

the high byte is written first. The value of the new prescaler will be adopted when the next update event arrives. The read operation of the register is completed by preloading the register.


Counter frequency calculation formula: $f_{CK_CNT} = f_{CK_PSC} / (PSCR[15:0] + 1)$

21.3.4 Counting up mode

In count-up mode, the counter starts from 0 and counts to a user-defined comparison value (PWMA_ARR, the value of the register), and then re-

starts counting and generate a counter overflow event, at this time if the register of PWMA_CR1 bit 0 (UDIS) is set, it will produce a more

new event (UEV).



Set the event by software or by using the trigger controller. Register of PWMA_EGR bits 0-7 (UG) can also generate an update event.

Use software to set the register PWMA_CR1 bit 0 (UDIS). If this bit is set, you can disable the update event, so that you can avoid that the update event

occurs when the register is updated, the shadow register is updated, and the update preload bit is cleared. But when an update event should occur,

the counter will still be cleared, and the count of the prescaler will be cleared (but the value of the prescaler remains the same). In addition, if it is set

in the register PWMA_CR1 bit 1 (URS), the bit (select update request) will generate an update event. If the hardware is not set

in the register PWMA_CR1 bit 2 (UIF), the flag (that is, no interrupt request is generated) will avoid both update and capture when the counter is cleared in capture mode.

break.

When an update event occurs, all registers are updated, and the


update flag at the same time (PWMA_SR bit 0).

Register of (Bit) :

The auto-loaded shadow register is re-placed in the value of the pre-loaded register (PWMA_ARR). The buffer of the prescaler is placed in the value of the pre-loaded register (PWMA_PSC).


The figure below gives some examples to illustrate when the counter frequency is the prescaler clock (CK_PSC) Half of the frequency. The automatic loading function is disabled (ARPE=0), so the counter reaches 0x36. When the counter overflows, the shadow register is updated immediately, and an update event is generated.

when ARPE=0 (ARR), Counter update when the prescaler is: not pre-loaded)



The prescaler of the figure below is, so an overflow frequency and consistent. Automatic overloading is enabled in the figure (ARPE=1). Will be written when it overflows, and an update event will be generated at the same time. Preload, The counter update when the prescaler is:


when ARPE=1 (PWMA_ARR)



21.3.5 Count down mode

In down mode, the counter is automatically loaded from the value of the register) starts to count down to, and then from Automatically loaded values restart counting, and a counter overflow event is generated. if Register of The position is cleared

In addition, an update event will be generated (UEV).



Set the event by software or by using the trigger controller

Bits can also generate an update register $PWMA_EGR$

. Setting the bits of the register can disable $PWMA_CR1$ UDIS event. like this Can avoid more changes when updating the pre-loaded r

New shadow register. therefore No update event will be generated until the bit is cleared. However, the counter will still reopen from the curr

Start counting, and the counter of the prescaler starts again. The prescaler cannot be modified. In addition, if it is set $PWMA_CR1$

Bits in the register (select update request), set URS UG The bit will generate an update event UEV But not set UIF Logo (therefore

No interruption) This is to avoid simultaneous update and capture interrupts when a capture event occurs and the counter is cleared. When a

update event occurs, all registers are updated, and the hardware sets the update flag bit at the same time according to the bit ($PWMA_SR$ URS

Memory of Bit):

The auto-loaded shadow register is re-placed

in the value of the pre-loaded register ($PWMA_ARR$)

The buffer of the prescaler is placed in the value of the pre-loaded register ($PWMA_PSC$)


Here are some when $PWMA_ARR=0x36$

When, the chart of the counter at different clock frequencies. The figure below describes the cou

Next, when the preload is not enabled, the new value will be written in the next cycle.


when $ARPE=0$ ARR

Not pre-loaded) The prescaler is When the counter is updated :




when $ARPE=1$ ARR

Pre-loaded), the counter is updated when the prescaler is



21.3.6 Middle alignment mode (up/Count down)

In the central alignment mode, the counter starts from 0. The value of the register generates a counter overflow event, and then count down from the value of the register to 0. And a counter underflow event is generated; then recount from the beginning. In this mode, cannot write `PWMA_CR1` in `DIR` Direction bit. It is updated by the hardware and indicates the current counting direction.




If the timer has a repeat counter, after the specified number of times is repeated (the value of `PWMA_EGR`) will be produced after the upward and downward Birth update event (UEV). Otherwise, every time Overflow up and down will generate update events. Triggered by software or by using Controller setting `PWMA_EGR` Bits can also generate an update event. At this time, the counter starts `PWMA_CR1` Bits can be prohibited event. This can The number of registers, the prescaler is also counted again from the beginning. In the setting register `PWMA_CR1` This can To avoid updating the shadow register when updating the pre-loaded register. Therefore, No update event will be generated before. however, The counter will still continue to count up or down based on the current automatically reloaded value. If the timer has a repetition counter, sim the repetition register does not have a double buffer, the new repetition value will take effect immediately, so you need to be careful when mod In the register, the setting will generate request) update event but the flag is not set (therefore `URS` `UG` `UEV` `UIF` No interruption) This is to avoid simultaneous update and capture interrupts when a capture event occurs and the counter is cleared.

When an update event occurs, all registers `URS` Bit update flag bit (`PWMA_SR` In the register are updated, the hardware is based on bits) :

- The buffer of the prescaler is loaded as the preloaded value (`UG`)
- the current autoloading register is updated to the preloaded value (`UIF`)

It should be noted that if an update occurs due to a counter overflow, the automatic reload register will be updated before the counter is reloaded, so the next cycle is the expected value (the counter is loaded as a new value)

The following are some examples of the operation of counters at different clock frequencies: the internal clock division factor is $PWMA_ARR=0x6$, $ARPE$



Tips for using the central alignment mode :

When the central alignment mode is activated, the counter will follow the original upward/downward configuration counts. In addition, the software cannot be modified at the time of counting, the bits in the memory will determine whether the counter counts up or down. The value of the bit.

It is not recommended to write the value of the counter while the counter is counting in the central alignment mode, which will lead to unforeseen consequences. Specifically :

- When a value larger than the auto-loaded value is written to the counter, but the counter does not overflow, the counter still counts upwards. For example, the counter has overflowed upwards, but the counter still counts upwards. Wrote to the counter $PWMA_ARR$ - The value, but the update event does not occur.

The safe way to use the counter in the central alignment mode is to use the software (set) before starting the counter. The bit of the counter) generates an update event, and does not modify the value of the counter when the counter is counted.

21.3.7 Repeat counter

The time base unit explains the counter upward/downward configuration counts. It is generated when the value of the counter is reached. This feature can be very useful in repeating signals.


This means that when the count overflows or underflows, the data is transferred from the preload register to the shadow register (PWMA_RCR), Pre-loaded registers, as well as capture in comparison mode/Compare register (PWMA_PSCR). Repeat the value in the count register.

The repeat counter decrements when any of the following conditions are true :

- Count up mode Every time the counter overflows up , count down mode every time the counter overflows down
- Each overflow and each underflow in central alignment mode. The maximum cycle period is $2 * T_{CK_PSC}$
- Although this limits the ability to update every time. In the central alignment mode, because the waveforms are updated every time.
- If the comparison register is refreshed only once in the cycle, the maximum resolution is $2 * T_{CK_PSC}$

The repetition counter is loaded automatically, and the repetition value is defined by the register. When the update event is generated, the contents of the register are overloaded into the repeat counter. When the trigger controller is generated, no matter what the value of the repeat counter is, an update event occurs immediately, and the contents of the register are overloaded into the repeat counter.

Examples of update rates in different modes, and Register settings of



21.4 Clock trigger controller

The trigger controller allows the user to select the clock source of the counter, input the trigger signal and output the signal ,

21.4.1 Prescaler clock (CK_PSC)

The prescaler clock of the time base unit (Can be provided by the following sources :

Internal clock (f_{MASTER})

External clock mode: external clock input (T_{IK})

External clock mode: external trigger input (ETR)

Internal trigger input (ITR_x): Use one PWM of TRGO As another PWM The prescaler clock.

21.4.2 Internal clock source (f_{MASTER})


If both the clock trigger mode controller and the external trigger input are disabled (Register of SMS=000 ,

Register of ECE), then CEN DIR and UG The bit is the actual control bit and can only be modified by the software (UG

The bit is still automatically cleared) The bits are written as the clock of the prescaler It is provided by the internal clock.


The figure below describes the operation of the control circuit and the up counter

in normal mode without a prescaler. Control circuit factor is in normal mode , $f_{MASTER} \cdot 1$



21.4.3 External clock source mode

When choosing the signal source. The counter can count on each rising or falling edge of the selected input. The following example takes



For example, to configure the up counter to count the rising edge of the input, use the following steps :


1. Configuration of the register (CC2S=01) Use channel detection
2. configuration of the register, select the input filter bandwidth (IC2F[3:0])
3. configuration of the register (CC2P=0) Select the polarity of the rising edge
4. configuration of the register (SMS=111) , Configure the counter to use an external clock mode
5. configuration settings register of the (TS=110) selected As input source
6. when the rising register of the (CEN=1) Start the counter

edge appears in , The counter counts once, and the identification bit is triggered (Register of TIF Position) is set, such as

If the interrupt is enabled (in Configured in the register), an interrupt request will be generated.

The delay between the rising edge of the counter and the actual clock of the counter depends on the input


Control circuit in external clock mode



21.4.4 External clock source mode

The counter can trigger the input external clock rising or falling edge of the signal is counted will Register of ECE Bit write, you can select this mode. (PWM_SMCRA Register of SMS=111 and PWM_SMCRA the register of TS=111 when , You can also choose this mode)


Overall block diagram of external trigger input :



For example, to configure the counter in ETR Count up once on each rising edge, you need to use the following steps: each of the sign

1. In this example, no filter is required, the configuration Register of ETRF[3:0]=0000
 2. is set to the prescaler, and the configuration Register of the prescaler. PWMA_ETR
 3. Selected rising edge detection, configuration Register of ETP=0
 4. Turn on the external clock mode, configure In the register ECE=1
 5. the start counter, and write The rising edge of PWMA_ETR CEN=1
- The counter is in edge register is counted once.

External clock mode Under the control circuit



21.4.5 Trigger synchronization

The counter uses three modes to synchronize with the external trigger signal: standard trigger mode, reset trigger mode, gated trigger mode

Standard trigger mode

) Depends on the event on the selected input. Enable the counter (CEN


In the following example, the counter starts counting up on the rising edge of the input : T12

1. Configuration of CCER1 The register of CC2P =, choose The rising edge of the trigger condition. T12
2. configuration of PWMA_SMCR the register is used as , Select the counter as the trigger mode. configuration Register of TS=110, Choose T12 the input source.

when When a rising edge appears, the counter starts to count under the drive of the internal clock and is resynchronized to the rising edge of the input.

The delay between the counter starting and counting depends on the resynchronization circuit at the input. T12

Standard trigger mode control circuit



Reset trigger mode

When a trigger input event occurs, the counter and its prescaler can be reinitialized. At the same time, if $PWMA_CR1$ Register of UEV The TIF bit is set, a reload event is also generated ($PWMA_CCRx$) will be updated.

In the following example, The rising edge of the input causes the upward counter to be cleared to zero:

1. $TI1$ Register of $PWMA_CCER1$ To choose $CC1$ Polarity (only detected $TI1$ The rising edge).
Configure the configuration
2. $PWMA_SMCR$ the register of $TS=101$, Select the timer as the reset trigger mode. configuration storage
choose $TI1$ As an input source.
3. $PWMA_CR1$ Register of $CEN=1$, Start the counter.


The counter starts to count against the internal clock, and then $TI1$ At rising edge appears. At this time, the counter is cleared and then normally until the count restarts. At the same time, the trigger flag ($PWMA_SRI$ TIF Bit) is set if interrupt is enabled ($PWMA_IER$ The bit of the register), then an interrupt request is generated.

TIE

The action of the time TIE Between the rising edge and the actual reset of the counter

The figure below shows when the register is automatically reloaded $PWMA_ARR=0x36$

The delay depends on circuit organization circuit at the input. $TI1$



Gated trigger mode

The counter is enabled by the level of the selected input signal.

In the following example, the counter is only count up when it is low:


1. Register of $PWMA_CCER1$ To determine Polarity (only detected $TI1$ On the low level)
configuration
2. $PWMA_SMCR$ the register of $TS=101$, Select the timer as the gated trigger mode, configuration storage
configuration choose $TI1$ As an input source.
3. $PWMA_CR1$ Register of $CEN=1$, Start the counter (in gated mode, if $CEN=0$, The counter cannot be started

Move, regardless of the trigger

input level) as long as counter starts to count based on the internal clock, once higher, the count stops. When the counter starts or stops

TIF The flag bits will be set. $TI1$ The delay between the rising edge and the actual stop of the counter depends on circuit at the input terminal.

Control circuit in gated trigger mode



External clock mode joint trigger mode

External clock mode can be used with the trigger mode of another input signal. For example, the signal is used as the output of an external input, another input signal can be used as a trigger input (supporting standard trigger mode, reset trigger mode and gated trigger mode), the bits of the register are configured as follows:

A rising edge appears on the counter, that is, the following edge of the counter is counted up once:

The register is configured with an external trigger input. The rising edge of the trigger signal is used as the clock of the counter.

The rising edge of the trigger signal is used as the clock of the counter. The rising edge of the trigger signal is used as the clock of the counter.

The rising edge of the trigger signal is used as the clock of the counter. The rising edge of the trigger signal is used as the clock of the counter.


The rising edge of the trigger signal is used as the clock of the counter. The rising edge of the trigger signal is used as the clock of the counter.

The rising edge of the trigger signal is used as the clock of the counter. The rising edge of the trigger signal is used as the clock of the counter.

The rising edge of the trigger signal is used as the clock of the counter. The rising edge of the trigger signal is used as the clock of the counter.

The delay between the actual clock of the counter and the rising edge of the signal and the actual clock of the counter depends on the resynchronization circuit at the input.

External clock mode Control circuit in trigger mode



21.4.6 with PWMB sync

In the chip, the timer is internally connected to each other for synchronization or linking of the timer. When a timer is configured as the main mode, a trigger signal can be output (TRGO) to those timer configured as slave mode to complete the reset operation, start operation, stop operation, or as the drive clock of those timer.

Use of PWMB as TRGO

The prescaler clock needs to be configured as follows:


1. Configuration As the main mode, so that in each update event, it outputs a periodic trigger signal. The configuration can output a rising edge.

2. Output of TRGO Signal link to PWMB. It needs to be configured to trigger the slave's input.

Trigger signal. The above operations can be configured by mode, using the register implementation.

- 3. configuration Register of PWMA_SMCRR Turn the clock, The trigger controller is set to an external clock mode. PWMA
 PWMB Output periodic trigger signal This operation will make the rising edge drive the clock. PWMA
 Finally, set PWMB.4. of CEN Bit (PWMB_CR1 In register) , Enable two PWM*


Example of master trigger slave mode



- 1. Configuration PWMB Enable use PWMB
 In this example, The comparison output is enabled Only in PWMA* PWMA Pressed when the signal is high P
 Count according to your own driving clock. Two All use the main mode of frequency division, The clock () is
 and the output signal will be compared (output as a trigger signal. (Configuration register PWMB_CR2
 MMS=100) OCSREF
- 2. Configuration PWMB The handle of the signal (Register) *
- 3. Configuration PWMB The output is used as its own trigger input signal (configuration Register of TS=010)
- 4. Configuration PWMA For the gated trigger mode (configuration Register SMS=101)
- 5. setting CEN bit (PWMA_CR1 Register), enable of PWMA*
- 6. position CEN bit (PWMB_CR1 Register), enable PWMB* PWMA_SMCRR

Note: Two The clock is not synchronized, but only affected by the enable signal.

Output gating trigger PWMA




In the picture above Neither the counter nor the prescaler are initialized before startup, so they are all counted from the existing value. If
 PWMA the two timer are reset before, the user can write the desired value to the counter to start from the specified value. PWMA
 At startup PWMB The reset operation can be written by software Register of UG Bit implementation.
 Start counting. correct PWMA

In the following example, we make PWMB and PWMA synchronization. PWMB Master mode and slave Count for startup. PW
 Trigger slave mode and count from startup. Two 0xE7 The same frequency division coefficient is used. When Register of CEN
 Banned, at the same time PWMA Stop counting.
 Bit time PWMB

- 1. Configuration PWMA In the main mode, the output signal (OCSREF) Output as a trigger signal. (configuration PWMB_CR2 register
 PWMB MMS=100)
- 2. Configuration PWMB The handle of the signal (Register) *
- 3. configuration PWMB The output is used as its own trigger input signal (configuration Register of TS=010)
- 4. configuration PWMA For the gated trigger mode (configuration Register of SMS=101)

- 5. Pass UG Bit (PWMB_EGR Register) Write, reset PWMB*
- 6. UG Bit (PWMA_EGR register) Write, reset PWMA*
- 7. , pass, pass, pass write 0xE7 In the counter (PWMA_CNTRL), initialize the PWMA*
- 8. Pass, pass, pass, pass CEN Bit (PWMA_CR1 register) Write, enable PWMA*
- 9. CEN Bit (PWMB_CR1 Register) Write, start PWMB*
- 10. pass, pass, pass CEN Bit (PWMB_CR1 Register) Write, stop PWMB*



Start to use PWMB

In this example, we use start the update event, follow the

in update event when the update event occurs its own drive clock starts counting from its existing value (which can be Value)-PWMA Automatically enabled after receiving the trigger signal starts counting until the user sends it to the register).⁰ PWMA_CR1

of Bit write. Two CEN PWM 4 All use divider As the drive clock ($f_{MASTER} / 4$).

1. configuration PWMA In the main mode, the output (Configuration PWMB_CR2 Register of MMS=010).


2. configuration PWMB update signal (the period (PWMB_ARR Register).

3. configuration PWMA use PWMB The output of the trigger signal as the input (configuration Register of TS=010).

4. Configuration For the trigger mode (configuration Register SMS=110).

5. settings CEN bit (PWMB_CR1 Register) Start of PWMB.

PWMB The update event (PWMB-UEV) Trigger PWMA



As in the previous example, the user can also initialize the counters before starting them.

Trigger two synchronously with an external signal PWM

In this example, the use TTI The rising edge is enabled and at the same time enable. In order to keep the timer aligned, needs to be configured as the main/slave mode (for the signal to be in slave mode, for PWMB


configuration PWMB 1. Main mode, Take the output enable signal as Trigger (Main mode) Register of MMS=001

2. Configuration The signal is used as the input trigger signal (configured Register of TS=010), the
3. configuration Trigger mode (configuration
4. configuration -based, Slave mode (configured
5. configuration to PWMB Register of TS=010)
6. configuration The trigger mode (configuration register of PWMB_SMCR SMS=110). Register of PWMB_SMCR MSM=1). The output is the input trigger signal when the rising edge appears, the two timer start counting synchronously, and note: in this example, both timer are initialized before starting (set but the user can also modify the counter register (PWMA_CNT). To insert an offset, in this case, in the CK_PSC A delay will be inserted between the signals.

PWMB

CNT_EN Signal

and signal trigger and PWMB PWMAT11



Capture

comparison channel

Can be used as input capture

Can output comparison, this function can be configured to capture and compare the channel mode register


21.5

PWMA_CCMR1) of


The channel selection bit is implemented, the representative channels.

Every capture, Comparison channels are all around a capture, Comparison register (including shadow register) is constructed, including the captured input part (digital filtering, multiplexing, and prescaler) and the output part (comparator and output control)

capture, Compare the main circuit of the channel (other channels are similar to this)



The comparison module consists of a preload register and a shadow register. The read-write process only operates the pre-loaded registers. In capture mode, the capture takes place on the shadow register and then copied to the preload register. In comparison mode, the contents of the preloaded register are copied to the shadow register, and then the contents of the shadow register are compared with the counter. When the channel is configured as an output mode, it can be accessed at any time. When the channel is configured as an input mode, the read operation of a register is similar to the read operation of a counter. When the contents of the counter are captured to in the shadow register, it is then copied to the preload register. The read operation is in progress. The pre-loaded register is frozen.




The picture above describes the read operation process of the register, the data being cached will remain unchanged until the end of the reading process. After the reading process is over, if you only read the Register, returns the low bit of the counter value. If you read the low-bit data to the Register, returns the high bit of the counter value. After reading the high-bit data, the same low-bit data will no longer be returned.

21.5.1 bit 16 PWMA_CCRi Register writing process


The write operation of the register is completed by preloading the register. Two instructions must be used to complete the write operation. Each instruction corresponds to one byte. It is necessary to write the high-bit byte first. When writing the high-bit byte, the update of the shadow register is prohibited until the low-bit byte is written.

21.5.2 Input module

Block diagram of the input module



As shown in the figure, the input part of the input module is a filter and a filtered signal is generated. Then, a band with polarity is selected. The selected edge monitor generates a signal (TIF_ED), it can be triggered as an input to the trigger controller. The signal enters the capture register after passing through the trigger controller or as a capture control signal (ICxPS).



21.5.3 Input capture mode

After the corresponding edge on the signal, the current value of the counter is latched to the capture register (CCCR). When a capture event occurs, the flag (CCIF) in the corresponding register is set. If the bit is set, that is, an interrupt is enabled, an interrupt request will be generated. If the flag is already high when the capture occurs, the captured data in the register is not updated. Once it is high, the captured data in the register is not updated. Register) is set. write CCIF=0 Or read stored in PWM_CCRIL capture flag register can be cleared CCIF= write CCIOF=0 Can be cleared CCIOF=

PWM Capture when the input signal rises on the edge

The following example shows how to capture the value of the counter on the rising edge of the input signal. At the rising edge of the input signal, the steps are as follows:

- Select a valid input terminal and set the channel. In the register CCIS=01, this time the channel is configured as input, and the register becomes read-only.
- According to the input signal characteristics configured by the register ICIF. Bits to set the corresponding input filter. The filtering time of the device. Assuming that the input signal dithers within the time of the most clock cycles, we must configure the filter time to be longer than the clock cycle; therefore, we can continuously sample times to confirm the real edge transformation in the last time, then the filter time is valid. Write in the register PWM_CCMR1, At this time, only continuous sampling is allowed. Signal, signal only is valid (sampling frequency is MASTER) f_s.
- choose TI1. The effective conversion edge of the channel, in the register CCIP=0 (Rising edge).
- Configure the input prescaler. In this example, we want the capture to occur at every valid level conversion moment, so the prescaler is disabled (write register PWM_CCMR1 IC1PS=00). Setting the register allows the value of the counter to be captured in the capture register. PWM_CCR1 CCIE=1
- If necessary, allow related interrupt requests by setting the bits in the register. PWM_IER CCIE

When an input capture occurs :

When a valid level conversion is generated, the value of the counter is transferred to the capture register.

The flag is set. When at least one consecutive capture occurs, and when it has not been cleared, also set. If set, the flag is set. If the bit is set, an interrupt will be generated. Bit, an interrupt will be generated.

In order to handle the capture overflow event, it is recommended to read the data before reading out the duplicate capture flag, this is to avoid repeated capture information that may occur after the capture overflow flag is read out and before the data is read.

Note: Settings PWM_EGR Register phase corresponding bits, input capture interrupts can be generated by the software.


PWM Input signal measurement

This mode is a special case of the input capture mode, except for the following differences, the operation is the same as the input capture mode.

Two of the three signal is mapped to the same input.

two ICI The polarity of the effective edge of the signal is opposite.


One of them TI1FP The signal is used as the trigger input signal, and the trigger mode controller is configured to reset the trigger.



For example, you can measure in the following ways: **The period of the signal (Register) and duty cycle**

1. Choose **Effective input: set** (The rising edge is valid).
2. choose **effective polarity: set** (The rising edge is valid).
3. choose **Valid input: set the valid** (Selected).
4. choose **polarity (capture data to** (The falling edge is valid).
5. **Select a valid trigger input signal: set** (Choose).
6. **Configure the trigger mode controller to reset the trigger** in.
7. **mode: Set to enable capture: Set to register**


Input signal measurement example




21.5.4 Output module

The output module will generate an intermediate waveform for reference, which is called the final processing of the module. The braking function and polarity are processed in

Output module block diagram



Detailed block diagram of the output module with complementary outputs for the channel (similar to other channels)



21.5.5 Forced output mode

In the output mode, the output comparison signal can be directly forced to a high or low state by the software, without relying on the comparison result between the output comparison register and the counter.

Whether the output of OCiM=101? Can be forced high. The signal is high or low depends on OCiREF.

Whether the output of OCiM=100? Can be forced low. The signal is low. Polarity flag. CCIP/CCINP.

In this mode, the PWMA_CCR1 The comparison between the shadow register and the counter is still in progress, and the corresponding interrupt will still be generated.

21.5.6 Output comparison mode

This mode is used to control an output waveform or indicate that a given period of time has been reached. When the counter matches the contents of the capture comparison register, there are the following operations :

According to different output comparison mode, the corresponding

- Remains (OCiM=000)
- unchanged (set to valid level) (OCiM=011)
- set to invalid level (OCiM=010)

Flip (OCiM=011)

Set the flag bit in the interrupt status register (PWMA_SRI In the register CCIF Bit).

If the corresponding interrupt enable bit is set (PWMA_IER In the register , An interrupt is generated. Bit)

PWMA_CCMRi Register of OCiM Bits are used to select the output comparison mode, and Bit register CCIP

To select valid and invalid level polarity. PWMA_CCMRi Register of OCiPE Bits are used to select no effect on whether the register

You need to use the pre-loaded register. In output comparison mode, update events and OCi is output or not. Time essence

Degree is a counting cycle of the counter. The output comparison mode can also be used to output a single pulse.

Configuration steps for output comparison mode:

1. selectCounter clock (internal, external, or prescaler).
2. Write the corresponding data to and PWMA_ARR PWMA_CCRi In the register.
3. If you want to generate an interrupt request, set the bit. CCIE
4. To select the output mode :


1. Set CCRi OCiM Flip At the Pin output
 2. up OCiPE = 0 counter and , disable the preload register
 3. Set up , Select the high level as the effective level
- = 0 Set up
CCIE = 1'

Enable output settings PWMA_CCRi Register of CEN Bit to start the counter

The register can be updated at any time through software to control the output waveform, provided that the pre-loaded

Device (PWMA_OCPE=0) otherwise The shadow register can only be updated when the next update event occurs.

Output comparison mode, flip OCi



pattern 21.5.7 PWM

Pulse width modulation (PWM) The pattern can produce a PWMA_ARR The register determines the frequency by storage

The signal of the device to determine the duty cycle.

Set each In the register PWMA_CCMRi Bit write OCiM PWM Mode), able to be independent on the ground OCi The output channel generates one way PWMA_CCMRi III (PWM I Mode) or

Load register, you can also set the type Register of ARPE Bits enable automatic reloading. Other pre-loaded registers (in the pre-located or in the central symmetrical mode)

Since the preloaded register can only be transferred to the shadow register when an update event occurs , all registers must be initialized by setting bit Register the counter starts counting. PWMA_EGR UG

The polarity can be determined by the register in CCRi CCIP Bit setting, which can be set to active high The level is valid. OCi The output is enabled by PWMA_CCRi PWMA_BKR or low in the register CCIE MOE OSSR

and OSSR A combination of bits to control.

Mode (mode or mode) under PWMA_CNT 2 In harmony PWM Always comparing, (According to the counter The counting direction) to determine whether it meets PWMA_CCRi = PWMA_CNT PWMA_CNT = PWMA_CCRi PWMA_CCRi

According to PWMA_CCRi The state of the bit field, the timer can generate an edge-aligned signal or centrally aligned PWM

PWM signal.

Edge alignment mode PWM

Count up configuration

When the following

Position at the time, Perform an upward count.

is the one

In the register PWM_A_CR1

when, PWM

Reference signal

For high,

otherwise it is low. if

Examples of patterns, when


The comparison value in is greater than the automatic reload value (

PWM_ARR), then

keep it high.

If the comparison value is, then Keep it low.

Edge alignment, PWM_i The waveform of the mode (ARR=8)



Configuration that counts down

When PWM_A_CR1

Register of DIR

The bit is 1

When, perform a downward count.

in PWM

When, when mode 1

Time reference signal PWM_A_CR1 is low, otherwise it is high. if OC/REF

PWM_A_CCRi

The comparison value in is greater than the automatic reload value in, then

Keep it high. Cannot be produced in this mode

The raw duty cycle is % PWM waveform.

Central alignment mode

when PWM_A_CR1

In the register CMS

The bit is not '00'

When it is in the central alignment mode (all other configurations are right

All numbers have the same effect).

Depending CMS Bit setting, the comparison flag can be set when the counter counts up, down, or up and down.

on the PWM_A_CR1

The count direction bit in the register, Update by hardware, do not modify it

Some centrally aligned

PWM

with software. Examples of waveforms :

ones are given below PWM_ARR=8

PWM pattern 1


The flag is set in the following three cases :

- Only when the counter counts down (CMS=01)

- Only when the counter counts up (CMS=10)

- When the counter counts up and down (CMS=11)

the center-aligned waveform (PWM_ARR=8)




Single pulse mode

Single pulse mode (OPM) is a special case of the many aforementioned patterns. This mode allows the counter to respond to an excitation. After a sequence-controlled delay, a pulse with a controllable pulse width is generated.

You can turn on the clock to trigger the controller to start the counter, in the output comparison mode is generated in the mode. Set up $PWMA_CRI$ Register of OPM . The bit will select the monopulse mode, at which time the counter will automatically update in the next even. Only when the comparison value is different from the initial value of the counter can a pulse be generated. Before starting (when the timer is waiting to be triggered), it must be configured as follows :

- Counting up mode: Counter $\leq CNTARR$
- counting down mode: Counter $< CCRi\ CNT > CCRi$
- single pulse mode legend



For example, from Delay after a rising edge is detected on the input pin OC1 Generate one on Positive pulse width :
 (Assumed as a trigger IC2 1 The trigger source of the channel)

Set PWMA_CCMR2 Register of CC2S=01, put Map to IC2 TI2 Ability to
 set PWMA_CCER1 the register of OC1 make IC2 detect rising edges.
 PWMA_SMCR Register of TS=110, make IC2 As a clock The trigger source of the trigger controller (TRGI)
 PWMA_SMCR the register of SMS=110 (Trigger mode) , IC2 Is used to start the counter. OPM The waveform is written by

The value of the input comparison register is determined (the clock frequency and counter prescaler must be considered)

The value in the register is defined.
 Defined by PWMA_ARR PWMA_CCR1). The waveform, when the

Assuming that when a comparison match occurs, the waveform of the slave is to be generated, and the waveform of the slave must first be set. Register of OCIM=11, enter Mode, there are options according to needs
 Load the register, and then in PWMA_CCR1 OC1PE=1, Set PWMA_CR1 In the register ARPE? Enable automatic installation
 Load value, set UG Fill in the comparison value in the register, in by filling in the pre-installed register

In this example Bit to generate an update event, and then wait in An external trigger event on. TI2
 PWMA_CR1 In the register DIR and CMS The position should be set low.

Because only one pulse is required, set PWMA_CR1 In the register OPM=1 , In the next update event (when the counter is from

Stop counting when the auto-loaded value is flipped to).

Fast enable (special case) OCx

In single pulse mode, yes TH The edge detection of the input pin will start the counter, and then the difference between the counter a
 Comparison operation produces The output of a single pulse. However, these operations require a
 certain clock cycle, so it limits the minimum delay available. t

If you want to output the waveform PWMA_CCMR1 In the register OC1FE Bit, at this time forced (And only in the channel
 with directly display to the set excitation without relying on the result of the comparison, and the output waveform is the same as the waveform
 It works when set to mode. PWMBandPWMA configuration

Complementary output and dead zone insertion

PWMA Can output two complementary signals, and can manage the instantaneous shutdown and on of the output, this period of time
 The user should adjust the dead time according to the connected output devices and their characteristics (delay of level conversion, delay of

Configuration or complementary CC And in the Bit, you can independently select the polarity for each output (main output CCIN
 output register OCIN OC1 It is controlled by a combination of the following control bits: register's PWMA_CCER1

CCIE and CCINE Complementary signal bits, in the register MOE, OIS, OISN, OSSI and OSSR bit. In particular, in the transfer

Change to Down to dead zone control is activated. When in state (MOE

Set at the same time The bit will be inserted into the dead zone, if there is a brake circuit, it was also set

There is one g Bit of dead zone generator.

if OC1 and OCIN For high effectiveness :

OC1 The output signal is the same as the same as, except that its rising edge is relative There is a delay on the rising edge.


OCIN The output signal is the same as the contrary, it's just that its rising edge is relative There is a delay on the falling edge. OC1REF

If the delay is greater than the currently valid output width (OC1), no corresponding pulse will be generated.


The following pictures show the output signal of the dead zone generator and the current relationship. (Assuming

MOE=1, CCIE=1 CCINP=0 and CCINE=1)


Complementary output with dead zone insertion



The dead-zone waveform delay is greater than the negative pulse



The dead-zone waveform delay is greater than the positive pulse



The dead zone delay of each channel is the same, which is determined by the register DTG Bit programming configuration.

To redirect OCREF

In output mode (Forced output, output compare output) Through configuration Register of CCIE and CCINE

Can be redirected to OCJ or OCIN The output.

This function can be used when the complementary output is at an invalid PWM Or quiet

level, or a noise level. It can be used to keep the two complementary outputs at the same level (or at an active level at the same time (at this level) or at a quiet level). Note: When only

enabled), it will not reverse phase, but will be effective immediately when it becomes high. For example, OCIN (CCIE=0, CCINE=1) OCREF

If it is high OCJ effective; on the other hand, when CCINP=0 and CCINE=1, when OCIN (CCIE=0, CCINE=1) OCREF

OCJ effective; on the contrary, when it is low OCIN OCREF Become effective.

Six steps for motor control PWM output


When complementary outputs are required on one channel, the preload bits CCIE and CCINE Happening COM In the event of a commutation event

These preload bits are transferred to the shadow register bits. This way you can pre-set the configuration for the next step and modify and change the configuration of all channels at the same time. The bits of the register are generated by the software, or on COM

PWMA_EGR COMG TRGI The rising edge is generated by the hardware.

The figure below shows what the output of the event, under three different configurations

Produce six steps PWM use COM An example of (OSSR=1)



21.5.8 Use the brake function (PWMFLT)

The brake function is commonly used in motor control. When using the brake function, according to the corresponding control bit (OSSI and OSSR Bit), the output enable signal and the invalid level will be modified.

After the system is reset, the brake circuit is disabled. The position is low. Set up In the register PWMA_BKR Position can enable the brake BKE function. The polarity of the brake input signal can be configured by configuring Bit selection in the same register.

The falling edge can be asynchronous with respect to the clock module, so in the actual signal (acting on the output terminal) and a resynchronization circuit is set up between the registers). This resynchronization circuit will produce between the asynchronous life is delayed. In particular, if you write when it is low, then before reading it out you must insert a delay (empty instruction) before you can read the correct value. This is because the asynchronous signal is written and the synchronous signal is read.

When braking occurs (the selected level appears asynchronously, and the output is placed in an invalid state, an idle state, or a reset state (the oscillator with a characteristic is still valid when it is turned off. once, The output of each output channel is composed of Register of OSSI The level set by the bit. OSS1=0

The timer no longer controls the output enable signal, otherwise the output enable signal is always high. When using complementary outputs : The output is first placed in a reset state, that is, an invalid state (depending on the polarity). This is an asynchronous operation, even if you have a clock- time, this function is valid. If the timer's clock still exists, the dead zone generator will take effect again. After the dead zone, according to the sum bit index, the dead zone generator will take effect.

The level shown drives the output port. Even in this case, OC/ And cannot be driven to an effective level at the same time. OC/N Note: Because of resynchronization, the dead time is longer than usual (approximately 2 clock cycles).

If the bit of the register is set, when the brake status flag (PWMA_SR1 Bits in the register) PWMA_IER BIE BIF For the time, An interrupt is generated.

If a bit in the register is set, the bit is automatically set in the next update event. PWMA_BKR AOE UEV MOE For example, this can be used for waveform control, otherwise ,

Always keep it low until it is set again. This feature can be used in safety. You can connect the brake input to a power-driven alarm output, a thermal sensor, or other safety devices. Note: At the same time, the status flag can be cleared.

The brake input is valid at the level. Therefore, when the brake input is valid, it cannot be set at the same time (automatically or through software). Input generation, its effective polarity is programmable, and it is generally generated by BKE Bits are turned on or off.


In addition to brake input and output management, write protection is also implemented in the brake circuit to ensure the safety of the application.

allows users to freeze several configurations Shenzhen Guoxin Artificial Intelligence Co., Ltd. went to the pure technology Exchange Forum : 0513-5501 2928/2929/2966 : www.STCAIMCU.com


Domestic distributor phone number

Set parameters (Polarity and state when prohibited, Configuration, brake enable and polarity) pass PWMA_BKR storage
 Device of LOCK Bit, choose one of the three levels of protection. After reset LOCK The bit field can only be modified once.

Output of brake response (channel without complementary output)



With complementary transmission The output of complementary (OC1N, OC2N, OC3N, OC4N)



21.5.9 Clear when an external event occurs OCiREF signal

For a given channel, at Input terminal (set) The corresponding signal in the register Bit '1') of OCiCE
 a high level, it is possible to put Signal down, will remain low until the next update event occurs This function only
 Can be used to output comparison Mode, and cannot be used for mandatory mode. UEV°


The signal can be connected to the output of a comparator for controlling the timer. This is as follows :

1. ETR For example, OCiREF
2. The externally triggered prescaler must be turned off : PWMA_ETR In the register ETPS[1:0]=00*
3. External clock mode must be disabled : PWMA_ETR2 In the register ECE=0*

External trigger polarity () and external trigger filter () Can be configured as needed. When the input becomes high, the corresponding timer starts counting. ETRF

In this example, the timer is placed in mode. PWMA PWM

ETR clear PWMA of OCiREF



21.5.10 Encoder interface mode

Encoder interface mode is generally used for motor control.

The method of selecting the encoder interface mode is :

If the counter is only there The edge count, then set $SMS=001$; In the register $SMS=001$;

, if only there T_{H1} Edge count, then set $SMS=010$;

If the counter is passing T_{H1} Edge count, then set $SMS=011$;

the setting at the same time and T_{H2} Bit, you can choose T_{H1} and T_{H2} Polarity; if necessary, also

The input filter can be programmed. In the register of and $CC1P/CC2P$

Two inputs T_{H1} and T_{H2} Is used as an interface for incremental encoders. Assume that the counter has been started register $PWMA_CR1$

$CEN=1$ and T_{H1} T_{H1} and T_{H2}

The signal after passing through the input filter and polarity control. If there is no filtering and polarity conversion, the counter counts each time a valid transition occurs on or T_{H1} or T_{H2} . According to $T_{H1FP1}=T_{H1}$, The transition sequence of the two input signals, the counter counts up or down, and the hardware sets the bits accordingly. Regardless of whether the counter depends on counting or relying on $PWMA_CR1$ DIR T_{H1}

Rely on counting or rely on and counting at the same time, at either input terminal (T_{H1} Or) The transition will recalculate the bits. T_{H2} T_{H1} T_{H2} DIR

The encoder interface mode is basically equivalent to using an external clock with direction selection. This means that the counter is only

$PWMA_ARR$ Continuous counting between the auto-loaded values of the register (depending on the direction, or to count).

So you must configure it before you start counting . In this mode, the trap, comparator, prescaler, and repeat counter,

The trigger output characteristics, etc. are still working as usual. The encoder mode and the external clock mode are not compatible, so they

In the encoder interface mode, the counter is automatically modified in accordance with the speed and direction of the incremental encoder. The counter always indicates the position of the encoder, and the counting direction corresponds to the direction of rotation of the connect

The following table lists all possible combinations (assuming the relative direction is the same time).

between the counting direction and the encoder signal

Effective edge	Corresponding to the level of the relative signal T_{H1FP1} correspond to T_{H2} , T_{H2FP2}	signal	
		T_{H1FP1} rise	T_{H2FP2} rise
Only in T_{H1} count	High	Down, count, not count, up, count,	Drop does not count does not count
	low	down, count, not count	
Only in T_{H2} count	high	Do not count, count up, count down	Do not count, count up, count down
	low	count do not count, count down, count up	count do not count, count down, count up
in T_{H1} and T_{H2} Count up	high	Count down, count up, count down, count down, count	count down, count down, count
	low	up, count down, count down, count down, count up	count down, count down, count up


An external incremental encoder can be directly connected to the counter. The counter does not require external interface logic. However, generally use a comp

The differential output of the device is converted into a digital signal, which greatly increases the anti-noise interference ability. The third signal output by the encoder represents the mechanical zero point, which can be connected to an external interrupt input and trigger a count

The following is an example of a counter operation, showing the generation and direction control of the counting signal. It also shows how input jitter is suppressed when two edges are selected; jitter may occur when the position of the sensor is close to a conversion point. In this example, we assume that the configuration is as follows :


PWMA_CCMR1CCIS=01 (**Map to register , IC1FP1**
 CC2S=01 (**register , IC2FP2**)
 CC1P=0 (**register , IC1 Not inverted,**
 CC2P=0 (**register , IC2 Not inverted, mapped to IC1=TI1) IC2=TI2**)
 SMS=011 (**Register, all inputs are valid on the rising and falling edges**)
 CEN=1 (**Register, counter enabled**)

Example of counter operation in encoder mode



The picture below shows the operation of the counter when the configuration is the same as in the example above)

IC1 Examples of inverted encoder interface modes



When the timer is configured in encoder interface mode, it provides information about the current position of the sensor. Using another timer configured in capture mode to measure the interval between the two encoder events, dynamic information (speed, acceleration, deceleration) can be obtained. The encoder output indicating the mechanical zero point can be used for this purpose. According to the interval between the two events, the counter value can be updated at a certain time interval. If possible, you can latch the value of the counter to the third input capture register (the capture signal must be periodically generated by another timer).

21.6 interrupt

PWMA/PWMB Each has 8 Source of interrupt request :

Brake interrupt

trigger interrupt

Event interruption

COM

Input capture output

comparison interrupt Input capture Output comparison interrupt

input capture Output comparison interrupt

input capture Output comparison interrupt

Update event interruption (such as counter overflow, underflow and initialization)

In order to use the interrupt feature, for each interrupt channel being used, set the energy bit: that is, the bit. By setting BIE · COMIE · UIE PWMA_EGR/PWMB_EGR
You can also use software to generate each of the above interrupt sources.

The corresponding interrupt in the register e

The corresponding bit in the register ,



21.7 PWMA/PWMB

Register description

21.7.1 Output enable register (PWMx_ENO)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
PWMA_ENO	FEB1H	ENO4N	ENO4P	ENO3N	ENO3P	ENO2N	ENO2P	ENO1N	ENO1P
PWMB_ENO	FEB5H	-	ENO8P	-	ENO7P	-	ENO6P	-	ENO5P

ENO8P : PWM8

Output control bit

0: Prohibited outputPWM8
1: Enable outputPWM8

ENO7P : PWM7

Output control bit

0: Prohibited outputPWM7
1: Enable outputPWM7

ENO6P : PWM6

Output control bit

0: Prohibited outputPWM6
1: Enable outputPWM6

ENO5P : PWM5

Output control bit

0: Prohibited outputPWM5
1: Enable outputPWM5

PWM4N ENO4N

Output control bit

0: Prohibited Output
1: Enable outputPWM4N

PWM4P ENO4P

Output control bit

0: Prohibited outputPWM4P
1: Enable outputPWM4P

PWM3N ENO3N

Output control bit

0: Prohibited Output
1: Enable outputPWM3N

PWM3P ENO3P

Output control bit

0: Prohibited Output
1: Enable outputPWM3P

PWM2N ENO2N

Output control bit

0: Prohibited Output
1: Enable outputPWM2N

PWM2P ENO2P

Output control bit

0: Prohibited Output
1: Enable outputPWM2P

PWM1N ENO1N

Output control bit

0: Prohibited Output
1: Enable outputPWM1N

PWM1P ENO1P

Output control bit

0: Prohibited PWM1P Output
1: Enable PWM1P output

21.7.2 Output additional enable register (PWMx_IOAUX)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
PWMA_IOAUX	FEB3H	AUX4N	AUX4P	AUX3N	AUX3P	AUX2N	AUX2P	AUX1N	AUX1P
PWMB_IOAUX	FEB7H	-	AUX8P	-	AUX7P	-	AUX6P	-	AUX5P

Output additional control bits

AUX8P : PWM8

0 : PWM8 The output is directly determined by control ENO8P

1 : PWM8 The output of the sub is controlled by ENO8P and PWMA_BKR

AUX7P : PWM7 determined by the output additional control bits

0 : PWM7 The output is directly determined by control ENO7P

1 : PWM7 The output of the sub is controlled by ENO7P and PWMA_BKR

AUX6P : PWM6 determined by the output additional control bits

0 : PWM6 The output is directly determined by control ENO6P

1 : PWM6 The output of the sub is controlled by ENO6P and PWMA_BKR

AUX5P : PWM5 determined by the output additional control bits

0 : PWM5 The output is directly determined by control ENO5P

1 : PWM5 The output of the sub is controlled by ENO5P and PWMA_BKR

AUX4N : PWM4N determined by the output additional control bits

0 : PWM4N The output is directly determined by control ENO4N

1 : PWM4N The output is composed of ENO4N and PWMA_BKR Joint control

AUX4P : PWM4P Output additional control bits

0 : PWM4P The output is directly determined by control ENO4P

1 : PWM4P The output of the sub is controlled by ENO4P and PWMA_BKR

AUX3N : PWM3N Output additional control bits

0 : PWM3N The output is directly determined by control ENO3N

1 : PWM3N The output is composed of ENO3N and PWMA_BKR Joint control

AUX3P : PWM3P Output additional control bits

0 : PWM3P The output is directly determined by control ENO3P

1 : PWM3P The output of the sub is controlled by ENO3P and PWMA_BKR

AUX2N : PWM2N Output additional control bits

0 : PWM2N The output is directly determined by control ENO2N

1 : PWM2N The output is composed of ENO2N and PWMA_BKR Joint control

AUX2P : PWM2P Output additional control bits

0 : PWM2P The output is directly determined by control ENO2P

1 : PWM2P The output of the sub is controlled by ENO2P and PWMA_BKR

AUX1N : PWM1N Output additional control bits

0 : PWM1N The output is directly determined by control ENO1N

1 : PWM1N The output is composed of ENO1N and PWMA_BKR Joint control

PWM1P : PWM1P Output additional control bits

The output is directly determined by control ENO1P

1 : PWM1P The output is composed of ENO1P and PWMA_BKR Joint control

21.7.3 Control register (PWMx_CR1)

symbol	address	B7	B5	B4	B3	B2	B1	B0
PWMA_CR1	FEC0H	ARPEA	B6 CMSA[1:0]	DIRA	OPMA	URSA	UDISA	CENA
PWMB_CR1	FEE0H	ARPEB	CMSB[1:0]	DIRB	OPMB	URSB	UDISB	CENB

: Automatic pre-loading allowed bits (ARPE_{n=A,B})

PWMn_ARR0 : The register is not buffered, it can be written directly

1 : PWMn_ARR to the register buffered by the pre-loaded buffer

: Select the alignment mode (CMSn[1:0])

CMSn[1:0]	Alignment mode	description
00	Edge alignment mode	The counter counts up or down based on the direction bit (DIR), and the counter counts up and down alternately.
01	Central alignment mode 1	The output comparison interrupt flag of the channel configured as the output is only set to 1 when the counter counts down.
10	Central alignment mode 2	The counter counts up and down alternately. The output comparison interrupt flag of the channel configured as the output is only set to 1 when the counter counts up.
11	Central alignment mode 3	The counter counts up and down alternately. The output comparison interrupt flag of the channel configured as the output is set to 1 when the counter counts up and down.

Note: When the counter is turned on (CE_n) it is not allowed to switch from edge alignment mode to center alignment mode.

Note: In the central alignment mode, the encoder mode (SMS=001, 010) Must be banned.

mode (: The counting direction of the counter (DIR_{n=A,B})

0 : The counter counts up; 1 : The counter counts down.

Note: When the counter is configured for central alignment mode or encoder mode, this bit is read-only.

OPMn : Single pulse mode (OPM_{n=A,B})

0 : When an update event occurs, the counter does not stop;

1 : When the next update event occurs, the counter stops.

URSn : Update the source of the update event is allowed, any of the following

0: If UDIS events will generate an update interrupt :

The register is updated (counter overflow, Underflow)

- Software settings bit

- clock, Trigger the update generated by the controller

1: If If an update event is allowed, the update interrupt will only be generated when the following events occur, and UDIS

- The register is updated (counter overflow, Underflow)

UDISn : Updates are prohibited (UDIS_{n=A,B})

0 : Once the following events occur, an update will be generated ()

- Counter overflow and underflow generate software update events -

- No update event generated by the trigger mode controller is buffered and the registers are loaded with their pre-loaded values

1 generated, the shadow register (ARR, PSC, CCRx) Keep their values. If set UG Bit or clock

The trigger controller issues a hardware reset, and the counter and prescaler are reinitialized.

CEN_n : Allow counter (n=A,B)

0 : Disable counter ;

1 : Enable the counter.

Note: It is set up in the software. After the bit, the external clock, gating mode, and encoder mode can only work. However, the trigger mode

Set by hardware CEN bit.

21.7.4 Control register (PWM_X_CR2), and real-time trigger ADC

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
PWMA_CR2	FE1H	TI1S	MMSA[2:0]			-	COMSA	-	CCPCA
PWMB_CR2	FE1H	TI5S	MMSB[2:0]			-	COMSB	-	CCPCB

TI1S : First group PWM/PWMA The input pin

0 : PWM1P is connected to TI1 (Input of digital filter) ;

1 : PWM1P, PWM2P and PWM3P The pin is connected to the PWM of TI1.

TI5S : Second group PWM/PWMB of TI5 first set of selections (input of

0 : PWM5 The input pin is TI5 the digital filter) after XOR ;

1 : PWM5, PWM6, PWM7 The pins are connected to the second group after XOR

MMSA[2:0] : Main mode selection

MMSA[2:0]	Main mode	description
000	reset	The UG bit of the PWMA_EGR register is used as the trigger output (TRGO). If the trigger input (clock/trigger controller is configured as reset mode) generates a reset, the signal on the TRGO will have a delay counter
001	Enable	enable signal relative to the actual reset and will be used as the trigger output (TRGO). It is used to start the ADC so that the control enables the ADC within a period of time. The control enable signal is generated by the logic of the CEN control bit and the trigger input signal. Unless the master/slave mode is selected, there will be a delay on TRGO when the counter enable signal is controlled by the trigger. <i>Note: When you need to use PWM to trigger the ADC conversion, you need to first set the ADC_POWER, ADC_CHS, and ADC_EPWMT in the ADC_CONTR register. When the PWM generates the TRGO internal signal, the system will automatically set ADC_START to start the AD conversion. Please refer to the sample program for detailed use "Use PWM's CEN to start the PWMA timer and trigger the ADC in real time"</i>
010	update	The update event is selected as the trigger output (TRGO).
011	Compare pulses	Once a capture occurs or a comparison is successful, when the CC1IF flag is set to 1, the trigger output sends a positive pulse (TRGO) OC1REF signal is used as the trigger output (TRGO)
100	Compare	OC2REF signal is used as the trigger output (TRGO)
101	compare	OC3REF signals used as a trigger output (TRGO)
110	compare	OC4REF signal is used as a trigger output (TRGO)
111	compare	

: Main mode selection

MMSB[2:0]

MMSB[2:0]	Main mode	description
000	reset	The UG bit of the PWMB_EGR register is used as the trigger output (TRGO). If the trigger input (clock/trigger controller is configured as reset mode) generates a reset, the signal on the TRGO will have a delay counter
001	Enable	enable signal relative to the actual reset and will be used as the trigger output (TRGO). It is used to start multiple PWM so that the control enables the slave PWM over a period of time. The counter enable signal is generated by the logic of the CEN control bit and the trigger input signal in the gated mode . Unless the master/slave mode is selected , there will be a delay on TRGO when the counter enable signal is controlled by the trigger
010	update	input. The update event is selected as the trigger output (TRGO).
011	Compare pulses	Once a capture occurs or a comparison is successful, when the CC5IF flag is set to 1 , the trigger output sends a positive pulse (TRGO)
100	Compare	OC5REF signal is used as the trigger output (TRGO)
101	compare	OC6REF signal is used as the trigger output (TRGO)
110	compare	OC7REF signals used as a trigger output (TRGO)
111	compare	OC8REF signal is used as a trigger output (TRGO)

Note: Only the first group of TRGO can be used to trigger the start , can

Note: Only the second group of TRGO be used for the first group of PWM

COMSn : Capture Compare the update control selection of the control bit (n=A,B)

0: When only COMG These control bits are only updated when

1: When COMG the position is located these control bits are only updated when the rising edge occurs

CCPCn capture Compare the pre-loaded control bits (n=A,B)

CCINE : 0 : CCIE , and OCIM Bits are not preloaded

1 : CCIE , CCIP , CCINE , CCIP , CCINP OCIM and Bits are preloaded; after this bit is set, they are only set COMG

It is updated after the bit.

Note: This bit only works on channels with complementary outputs.

21.7.5 Slave mode control register (PWMx_SMCR)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
PWMA_SMCR	FEC2H	MSMA	TSA[2:0]			-	SMSA[2:0]		
PWMB_SMCR	FEE2H	MSMB	TSB[2:0]			-	SMSB[2:0]		

MSM_n: Master-slave mode (n = A, B)

0: No effect

1: Trigger input (TRGI) The event on is delayed to allow PWM_n With its slave PWM Perfect synchronization between (through

TSA[2:0]: Trigger source selection

TSA[2:0]	Trigger source
000	-
001	-
010	Internal trigger ITR2
011	-
100	T11's edge detector (TI1F_ED)
101	Filtered timer input 1 (TI1FP1)
110	Filtered timer input 2 (TI2FP2)
111	External trigger input (ETRF)

TSB[2:0]: Trigger source selection

TSB[2:0]	Trigger source
000	-
001	-
010	-
011	-
100	T15's edge detector (TI5F_ED)
101	Filtered timer input 1 (TI5FP5)
110	Filtered timer input 2 (TI6FP6)
111	External trigger input (ETRF)

Note: These bits can only be used in t_{RST} Time is changed to avoid incorrect edge detection when changing.

: clock, trigger, Select from mode SMSA[2:0]

SMSA[2:0]	Function	description
000	Internal clock mode	If CEN=1, the prescaler is directly driven by the internal clock
001	Encoder mode 1	According to the level of TI1FP1, the counter counts up/down at the edge
010	Encoder mode 2	of TI2FP2 According to the level of TI2FP2, the counter counts up/down at the
011	encoder mode 3	edge of TI1FP1 According to the level of another input, the counter counts up/down at the edge of TI1FP1
100	Reset mode	and TI2FP2 on the rising edge of the selected trigger input (TRGI) When the counter is reinitialized, and a signal to update the register is generated
101	Gated mode	. When the trigger input (TRGI) is high, the clock of the counter is turned on. Once the trigger input becomes low, the counter stops (but does not reset). The start and stop of the counter are controlled. The
110	Trigger mode	counter starts (but does not reset) on the rising edge of the trigger input TRGI . The start of the counter is controlled Only the meter
111	External clock mode 1	. The rising edge of the selected trigger input (TRGI) drives the counter. Note: If TI1F_ED is selected as the trigger input (TS=100), do not use gated mode. This is because TI1F_ED only outputs a pulse every time TI1F changes , but the gating mode checks the level of the trigger input.

: clock, trigger, Select from mode SMSB[2:0]

SMSB[2:0]	Function	description
000	Internal clock mode	If CEN=1, the prescaler is directly driven by the internal clock
001	Encoder mode 1	According to the level of TI5FP5, the counter counts up/down on the edge
010	Encoder mode 2	of TI6FP6 According to the level of TI6FP6, the counter counts up/down on the
011	encoder mode 3	edge of TI5FP5 According to the level of another input, the counter counts up/down on the edge of TI5FP5
100	Reset mode	and TI6FP6 on the rise of the selected trigger input (TRGI) Reinitialize the counter at the edge, and generate a signal to update the register
101	Gated mode	. When the trigger input (TRGI) is high, the clock of the counter is turned on. Once the trigger input becomes low, the counter stops (but does not reset). The start and stop of the counter are controlled. The
110	Trigger mode	counter starts (but does not reset) on the rising edge of the trigger input TRGI. Only the start of the counter is controlled Only the meter
111	External clock mode 1	. The rising edge of the selected trigger input (TRGI) drives the counter. Note: If TI5F_ED is selected as the trigger input (TS=100), do not use gated mode. This is because TI5F_ED only outputs a pulse every time TI5F changes , but the gating mode checks the trigger input.level

21.7.6 External trigger register(PWMx_ETR)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
PWMA_ETR	FEC3H	ETP1	ECEA	B5 ETPSA[1:0]		B2 ETFA[3:0]			
PWMB_ETR	FEE3H	ETP2	ECEB	ETPSB[1:0]		ETFB[3:0]			

The polarity (ETPn^{n=A,B}): External trigger ETR

0 : Valid for high level or rising edge

1 : valid for low level or falling edge

ECEn^{n=A,B} : External clock is enabled (n=A,B)

0 : Disable external clock mode

1 : Enable the external clock mode, the clock of the counter is

The effect and choice of ECE Connect to effective edge external clock mode is the same (register)

note : set 1

SMS=11' Can be used at the same time as the following modes: trigger standard mode; trigger reset mode;

Note: External clock mode (ETPn). In Yes, at this time trigger gating mode. But it must not be connected to (in the register ,

Note: The external clock mode can be enabled at the same time as the external clock mode; and the external clock input is 1 2

ETPSn : External trigger prescaler, external trigger signal. The maximum frequency cannot exceed MASTER4. Prescaler can be used to reduce

The frequency when it is very useful when the frequency is very high: (n=A,B)

00 : The prescaler is turned off

01 : EPRP The frequency of $f/2$

02 : EPRP The frequency of $f/4$

03 : EPRP The frequency of $f/8$

ETFn^{n=A,B}[3:0] : External trigger filter selection, this bit field defines The sampling frequency and the length of the digital filter.

ETFn ^{n=A,B} [3:0]	Number of clocks	ETF ^{n=A,B} [3:0]	Number of clocks
0000	1	1000	48
0001	2	1001	64
0010	4	1010	80
0011	8	1011	96
0100	12	1100	128
0101	16	1101	160
0110	24	1110	192
0111	32	1111	256

21.7.7 Interrupt enable register (PWMx_IER)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
PWMA_IER	FEC4H	BIEA	TIEA	COMIEA	CC4IE	CC3IE	CC2IE	CC1IE	UIEA
PWMB_IER	FEE4H	BIEB	TIEB	COMIEB	CC8IE	CC7IE	CC6IE	CC5IE	UIEB

BIE_n : Allow brake interruption ($n=A,B$)

0 : Prohibit brake interruption;

1 : Allow brake interruption.

TIE_n : Trigger interrupt to enable ($n=A,B$)

0 : Prohibit triggering interrupts;

1 : Enable to trigger an interrupt.

COMIE_n : Allow Interrupt ($n=A,B$) COM

0 : Prohibited interrupt ; COM

1 : Allow interrupt.

CCnIE : Allow capture/Compare interrupts ($n=4,5,6,7,8$)

0 : No capture/Compare interrupts ; Allow

1 capture/Compare interruptions.

UIE_n : Allow update interruption ($n=A,B$)

0 : Prohibit update interruption;

1 : Allow update interruption.

21.7.8 Status register 1 (PWMx_SR1)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
PWMA_SR1	FEC5H	BIFA	TIFA	COMIFA	CC4IF	CC3IF	CC2IF	CC1IF	UIFA
PWMB_SR1	FEE5H	BIFB	TIFB	COMIFB	CC8IF	CC7IF	CC6IF	CC5IF	UIFB

BIF_n : Brake interrupt mark. Once the brake input is valid, the position is determined by the hardware. If the brake input is invalid, this bit can

0ⁿ ($n=A,B$)

0 : No brake event is generated

1 : a valid level is detected on the brake input

1

TIF_n : Trigger interrupt mark. When a trigger event occurs, the hardware pairs the location. Cleared by the software. ($10n=A,B$)

0 : No trigger event generation : trigger

1 interrupt waiting for response

COMIF_n : COM Interrupt mark. COM Event This bit is set by the hardware. Cleared by the software. 0

0 : None COM Once an event occurs ($n=A,B$)

1 Interrupt waiting

COM for response 1 :

CC8IF : Capture,compare_8 Interrupt mark, refer to: CC8IF description

CC7IF : Capture,compare_7 Interrupt mark, refer to: CC7IF description

CC6IF : Capture,compare_6 Interrupt mark, refer to: CC6IF description

CC5IF : Capture,compare_5 Interrupt mark, refer to: CC5IF description

CC4IF : Capture,compare_4 Interrupt mark, refer to: CC4IF description

CC3IF : Capture,compare_3 Interrupt mark, refer to: CC3IF description

CC2IF : Capture,compare_2 Interrupt mark, refer to: CC2IF description

CC1IF : Capture,compare_1 Interrupt mark.

If the channel is configured as output mode :

This bit is set by the hardware when the counter value matches the comparison value, Except in centrosymmetric mode. It is cleared by software.
 1: No match occurred ;

1: PWMA_CNT The value of PWMA_CCR1 The value matches.

Note: In the central symmetry mode, when the counter value is When counting up, when the counter value is When counting down (it from ARR)

Count up to ARR ARR-1, and then by Count down to). Therefore, for all SMS Bit value, neither of these two values is marked the mark. But if UCR1 ARR, then when CNT Reach ARR On time CCHIF 1 set.

if the channel is configured as input mode :

This bit is set by the hardware when the capture event occurs, It is cleared by the software, PWM_CCHIF Clear.

Or by reading 0: No input capture generation

1: The counter value has been captured to PWM_CCR1

UIFn : Update interrupt flag When an update event is generated, this bit is set by the hardware. It is cleared by the software, 0

10: No update event occurred

1: The update event is waiting for a response. This bit is set by the hardware when the register is updated

- Ruo PWMn_CNT When the , When the counter overflows or underflows UDIS=0
- Ruo PWMn_CR1 register of the register UDIS=0 URS=0 PWMn_EGR Register of UG Bit software pair counting device is reinitialized
- if PWMn_CR1 Register of UDIS=0 URS=0 when the counter CNT When the triggered event is reinitialized

21.7.9 Status register 2(PWMx_SR2)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
PWMA_SR2	FEC6H	-	-	-	CC40F	CC30F	CC20F	CC10F	-
PWMB_SR2	FEE6H	-	-	-	CC80F	CC70F	CC60F	CC50F	-

CC80F Capture,compare_8 Repeat the capture mark. See also: CC10F description.

CC70F Capture,compare_7 Repeat the capture mark. See also: CC10F description.

CC60F Capture,compare_6 Repeat the capture mark. See also: CC10F description.

CC50F Capture,compare_5 Repeat the capture mark. See also: CC10F description.

CC40F Capture,compare_4 Repeat the capture mark. See also: CC10F description.

CC30F Capture,compare_3 Repeat the capture mark. See also: CC10F description.

CC20F Capture,compare_2 Repeat the capture mark. See also: CC10F description.

CC10F :Capture,compare_1 Repeat the capture mark. Only when the corresponding channel is configured as input capture, the mark can be set by

Clear this bit.

0: No repeated capture is generated; : The

1 value of the counter is captured to PWM_CCR1 Register time CCHIF 1 The status is already.

21.7.10 Event generation register (PWM_x_EGR)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
PWMA_EGR	FEC7H	BGA	TGA	COMGA	CC4G	CC3G	CC2G	CC1G	UGA
PWMB_EGR	FEE7H	BGB	TGB	COMGB	CC8G	CC7G	CC6G	CC5G	UGB

BG_n : A brake event is generated. This bit is set by the software to generate a Brake event, automatically cleared by the hardware (0) : No action

1 : A braking event is generated. At this time, if the corresponding interrupt is turned on (corresponding interrupt is generated)

TG_n : Generate a trigger event. This bit is set by the software to generate a trigger event, which is automatically cleared by the hardware (0) : No action

1 : TIF=1, If the corresponding interrupt is turned on (corresponding interrupt is generated)

COMG_n : Capture/Compare events to generate control updates. This bit is set by the software and automatically cleared by the hardware (0) : No action

1 : CCPC=1, Allow updates CCIE, CCINE, CCIP, CCINP, OCIM bit.

Note: This bit is only valid for channels with complementary outputs

CC8G : Generate capture/Compare events. Reference Description

CC7G : Generate capture/Compare events. reference Description

event. reference : Generate capture comparison

CC6G : Generate capture/Compare events. Reference Description

CC5G : Generate capture/Compare events. Reference Description

CC4G : Generate capture/Compare events. Reference Description

CC3G : Generate capture/Compare events. Reference Description

CC2G : Generate capture/Compare events. reference Description

CC1G : Generate capture comparison event. Generate capture event. This bit is set by the software to generate a capture/Compare events ,

Automatically cleared by the hardware. 0 : No action;

1 : In the channel CC_n Generate a capture on/Compare events.

If the channel CC_n configured as output: set CCIF=1, If the corresponding interrupt is turned on, a corresponding interrupt will be generated

If the channel CC_n configured as input: the current counter value is captured to Register, set CCIF=1, If turned on

The corresponding interrupt generates a corresponding interrupt. if CCIOF=1

UG_n : An update event is generated. This bit is set by the software and automatically cleared by the hardware. (1 n=A,B)

0 : No action ;

1 : Reinitialize the counter and generate an update event.

Note that the counter of the prescaler is also cleared (but the prescaler coefficient remains unchanged) (Count up)

Then the counter is cleared; if (Count down) then the counter takes The value of.

capture/Comparison mode register (CCMR1)

The channel can be used to capture the input mode or compare the output mode, and the direction of the channel is different from the corresponding input and output modes. Describes the function of the channel in the output mode, the channel in the input mode can. Therefore, it must be noted that the functions of the same bit in the output mode and the input mode are different.

The channel is configured to compare the output mode

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
PWMA_CCMR1	FEC8H	OC1CE	OC1M[2:0]			OC1PE	OC1FE	B1 CC1S[1:0]	
PWMB_CCMR1	FEE8H	OC5CE	OC5M[2:0]			OC5PE	OC5FE	CC5S[1:0]	

OCnCE: Output comparison Clear to enable. This bit is used to enable the use of external events on the pin to clear the channel output signal.

- 0: Not affected Impact of input ; ETRF
- 1: Once detected ETRF Input high level , OCnREF=0°

OCnM[2:0]: Output comparison Bits define the output reference signal The action, and

The value of OCnREF mode. the n CCnP the position. (n=1,5)

OCnM[2:0]	description
000	Set channel n when the pattern freezes and matches The comparison between PWMn_CCR1 and PWMn_CNT has no effect on OCnREF
001	Set the channel n when the output is a valid level match When PWMn_CCR1=PWMn_CNT, OCnREF output is high
010	The output is an invalid level match When PWMn_CCR1=PWMn_CNT, OCnREF output is low
011	Flip forced When PWMn_CCR1=PWMn_CNT, flip OCnREF
100	to invalid level forced to force OCnREF to be low
101	to valid level and force OCnREF to be high
110	PWM mode 1 when counting up, when PWMn_CNT<PWMn_CCR1 OCnREF output is high, otherwise OCnREF output is low when counting down, when PWMn_CNT>PWMn_CCR1 OCnREF output is low, otherwise OCnREF output is high when
111	PWM mode 2 counting up, when PWMn_CNT<When PWMn_CCR1, the OCnREF output is low, otherwise the OCnREF output is high . When counting down, when PWMn_CNT>PWMn_CCR1, the OCnREF output is high, otherwise the OCnREF output is low.

The level is set to (Note: once in the register LOCK bit) and (This channel is configured as

Output) Then this bit cannot be modified.

Note: Before switching to Or mode 1 The level just changed.

Note: On channels with complementary outputs, these bits are preloaded. Register of CCPC=1 · OCM bit

Only in COM When an event occurs, a new value is taken from the preload bit.

OCnPE: Output comparison pre-loaded to enable. The preload function of the register can be written at any time Register, and the newly written value

It works immediately.

1: **Open** PWMn_CCR1 The pre-loading function of the register, the read and write operation only operates on the pre-loaded register. The loaded value is loaded into the current register when the update event arrives.

3: The level is set to (Note: once LOCK bit) and CCnS=00 (This channel is configured as Output) Then this bit cannot be modified.

Noté: In order to operate correctly, in The preload function must be enabled in mode. But in single pulse mode (storage PWMn_CR1), it is not necessary.

OCnFE: The output is relatively fast to enable. This bit is used to speed up the output response to the triggered input event.

0: According to the counter and the value of CCn Normal operation, even if the trigger is turned on. When the input of the trigger has a valid Along the time, active the minimum delay of the output is a clock cycle.

1: The effective edge entered into the trigger acts as if a comparison match has occurred here to compare the level with the comparison

OC The result is irrelevant. The effective edge sum of The delay time/trigger outputs is clock cycle. Only in the channel

It works when it is configured as or mode. PWMA PWMB

CC1S[1:0]: Capture Compare options. These two digits define the direction of the channel (input/Output), and the selection of input pins

CC1S[1:0]	Direction	Input pin
00	output	
01	input	IC1 is mapped on TI1FP1
10	input	IC1 is mapped on TI2FP1 and IC1 is mapped on TRC.
11	input	This mode only works when the internal flip-flop input is selected (selected by the TS bit of the PWMA_SMCR register)

CC5S[1:0]: Capture Compare options. These two digits define the direction of the channel (input/Output), and the selection of input pins

CC5S[1:0]	Direction	Input pin
00	output	
01	input	IC5 is mapped on TI5FP5
10	input	IC5 is mapped on TI6FP5
11	input	IC5 is mapped on TRC. This mode only works when the internal flip-flop input is selected (selected by the TS bit of the PWM5_SMCR register)

note: CC1S Only when the channel is closed (Register of CC1E=0) Is writable.

note: CC5S only when the channel is closed (the register of CC5E=0) Is writable.

The channel is configured to capture the input mode

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
PWMA_CCMR1	FEC8H	IC1F[3:0]			B3 IC1PSC[1:0]			B1 CC1S[1:0]	
PWMB_CCMR1	FEE8H	IC5F[3:0]			IC5PSC[1:0]			CC5S[1:0]	

ICnF[3:0] : Input capture filter selection, this bit field defines T_{in} The sampling frequency and the length of the digital filter. ($n=1,5$)

ICnF[3:0]	clocknumber	ICnF[3:0]	Number of clocks
0000	1	1000	48
0001	2	1001	64
0010	4	1010	80
0011	8	1011	96
0100	12	1100	128
0101	16	1101	160
0110	24	1110	192
0111	32	1111	256

Note: Even for channels with complementary outputs, this bit field is non-preloaded and will not be considered storage

The value of

the device) ICnPS[0:1] Capture the prescaler. These two define CC_n Input (IC1)) The prescaler coefficient. ($n=1,5$)

00 : No prescaler, every edge detected on the capture input port triggers a capture

01 : Each event triggers a capture

10 : Each event

triggers a capture once

11 : Each event triggers a capture once

CC1S[1:0] : Capture Compare options. These two digits define the direction of the channel (input/output), and the selection of input pins

CC1S[1:0]	Direction	Input pin
00	output	
01	input	IC1 is mapped on TI1FP1
10	input	IC1 is mapped on TI2FP1 and IC1 is mapped on TRC.
11	input	This mode only works when the internal flip-flop input is selected (selected by the TS bit of the PWMA_SMCR register)

CC5S[1:0] : Capture Compare options. These two digits define the direction of the channel (input/output), and the selection of input pins

CC5S[1:0]	Direction	Input pin
00	output	
01	input	IC5 is mapped on TI5FP5
10	input	IC5 is mapped on TI6FP5
11	input	IC5 is mapped on TRC. This mode only works when the internal flip-flop input is selected (selected by the TS bit of the PWM5_SMCR register)

note : CC1S Only when the channel is closed (Register of $CC1E=0$) Is writable.

note : CC5S only when the channel is closed (Register of $CC5E=0$) Is writable.

capture/Comparison mode register (CCMR2)

21.7.12 The channel is configured to compare the output mode

symbol	address	B7	B6	B5	B4	B3	B2		B0
PWMA_CCMR2	FEC9H	OC2CE	OC2M[2:0]			OC2PE	OC2FE	B1 CC2S[1:0]	
PWMB_CCMR2	FEE9H	OC6CE	OC6M[2:0]			OC6PE	OC6FE	CC6S[1:0]	

OCnCE: Output comparison Clear to enable. This bit is used to enable the use of external events on the pin to clear the output signal.

(OCnREF) (n=2,6)

0: OCnREF Not affected by input ; ETRF

1: Once detected input high level, OCnREF=0*

OCnM[2:0]: Output Mode, reference (n=2,6)

Output comparison is pre-loaded and enabled, refer to

CC2S[1:0]: Capture/Compare options. These two digits define the direction of the channel (input/output), and the selection of input pins

CC2S[1:0]	Direction	Input pin
00	output	
01	input	IC2 is mapped on TI2FP2,
10	input	IC2 is mapped on TI1FP2,
11	input	and IC2 is mapped on TRC.

CC6S[1:0]: Capture/Compare options. These two digits define the direction of the channel (input/output), and the selection of input pins

CC6S[1:0]	Direction	Input pin
00	output	
01	input	IC6 is mapped on TI6FP6,
10	input	IC6 is mapped on TI5FP6,
11	input	and IC6 is mapped on TRC.

The channel is configured to capture the input mode

symbol	address	B7	B6	B5	B4		B2		B0
PWMA_CCMR2	FEC9H	IC2F[3:0]					B3 IC2PSC[1:0]	B1 CC2S[1:0]	
PWMB_CCMR2	FEE9H	IC6F[3:0]					IC6PSC[1:0]	CC6S[1:0]	

ICnF[3:0]: Input capture filter selection, reference (n=2,6)

ICnPSC[1:0]: Input capture / n Prescaler, refer to IC1PSC* (n=2,6)

CC2S[1:0]: Capture/Compare options. These two digits define the direction of the channel (input/output), and the selection of input pins

CC2S[1:0]	Direction	Input pin
00	output	
01	input	IC2 is mapped on TI2FP2,
10	input	IC2 is mapped on TI1FP2,
11	input	and IC2 is mapped on TRC.

CC6S[1:0]: Capture comparison 6 choose. These two digits define the direction of the channel (input/output), and the selection of input pins

CC6S[1:0]	Direction	Input pin
00	output	
01	input	IC6 is mapped on TI6FP6,
10	input	IC6 is mapped on TI5FP6,
11	input	and IC6 is mapped on TRC.

capture/Comparison mode register (CCMR3)

21.7.13 The channel is configured to compare the output mode

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
PWMA_CCMR3	FECAH	OC3CE		OC3M[2:0]		OC3PE	OC3FE		B1 CC3S[1:0]
PWMB_CCMR3	FEEAH	OC7CE		OC7M[2:0]		OC7PE	OC7FE		CC7S[1:0]

OCnCE: Output comparison Clear to enable. This bit is used to enable the use of external events on the pin to clear the output signal

(OCnREF) (n=3,7)

0: OCnREF Not affected by input ; ETRF

1: Once detected Input high level, OCnREF=0*

OCnM[2:0]: Output Mode, reference (n=3,7)

comparison Output comparison is pre-loaded and enabled, refer to

3 CC3S[1:0]: Capture/Compare options. These two digits define the direction of the channel (input/output), and the selection of input pins

CC3S[1:0]	Direction	Input pin
00	output	
01	input	IC3 mapping on TI3FP3 IC3
10	input	mapping on TI4FP3 IC3
11	input	mapping Shoot on TRC.

CC7S[1:0]: Capture comparison 7 choose. These two digits define the direction of the channel (input/output), and the selection of input pins

CC7S[1:0]	Direction	Input pin
00	output	
01	input	IC7 is mapped on TI7FP7,
10	input	IC7 is mapped on TI8FP7,
11	input	and IC7 is mapped on TRC.

The channel is configured to capture the input mode

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
PWMA_CCMR3	FECAH	IC3F[3:0]			B3 IC3PSC[1:0]			B1 CC3S[1:0]	
PWMB_CCMR3	FEEAH	IC7F[3:0]			IC7PSC[1:0]			CC7S[1:0]	

ICnF[3:0] : Input capture filter selection, reference (n=3,7)

ICnPSCH[n] : Input Capture the prescaler, refer to (n=3,7)

CC3S[1:0] : Capture Compare options. These two digits define the direction of the channel (input/output), and the selection of input pins

CC3S[1:0]	Direction	Input pin
00	output	
01	input	IC3 is mapped on TI3FP3,
10	input	IC3 is mapped on TI4FP3,
11	input	and IC3 is mapped on TRC.

CC7S[1:0] : Capture comparison choose. These two digits define the direction of the channel (input/output), and the selection of input pins

CC7S[1:0]	Direction	Input pin
00	output	
01	input	IC7 is mapped on TI7FP7,
10	input	IC7 is mapped on TI8FP7,
11	input	and IC7 is mapped on TRC.

capture/Comparison mode register (CCMR4)

21.7.14 The channel is configured to compare the output mode

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
PWMA_CCMR4	FECBH	OC4CE	OC4M[2:0]			OC4PE	OC4FE	B1 CC4S[1:0]	
PWMB_CCMR4	FEEBH	OC8CE	OC8M[2:0]			OC8PE	OC8FE	CC8S[1:0]	

OCnCE : Output comparison Clear to enable. This bit is used to enable the use of external events on the pin to clear the channel signal

(OCnREF) (n=4,8)

0 : OCnREF Not affected by input ; ETRF

1 : Once detected Input high level , OCnREF=0*

OCnM[2:0] : Output Mode, reference (n=4,8)

OCnPE : Output comparison enable, refer to (n=4,8)

CC4S[1:0] : Capture Compare options. These two digits define the direction of the channel (input/output), and the selection of input pins

CC4S[1:0]	Direction	Input pin
00	output	
01	input	IC4 is mapped on TI4FP4,
10	input	IC4 is mapped on TI3FP4,
11	input	and IC4 is mapped on TRC.

CC8S[1:0] : Capture comparison channel (selection of input pins) choose. These two digits define the direction of the channel (input/output).

CC8S[1:0]	Direction	Input pin
00	output	
01	input	IC8 is mapped on TI8FP8,
10	input	IC8 is mapped on TI7FP8,
11	input	and IC8 is mapped on TRC.

The channel is configured to capture the input mode

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
PWMA_CCMR4	FECBH	IC4F[3:0]				B3 IC4PSC[1:0]		B1 CC4S[1:0]	
PWMB_CCMR4	FEEBH	IC8F[3:0]				IC8PSC[1:0]		CC8S[1:0]	

ICnF[3:0] : Input capture filter selection, reference ICnF° (n=4,8)

ICnPSC[1:0] : Input capture / n Prescaler, refer to ICnPSC° (n=4,8)

CC4S[1:0] 4 : Capture, Compare options. These two digits define the direction of the channel (input/output), and the selection of input pins

CC4S[1:0]	Direction	Input pin
00	output	
01	input	IC4 is mapped on TI4FP4,
10	input	IC4 is mapped on TI3FP4,
11	input	and IC4 is mapped on TRC.

CC8S[1:0] : Capture, Compare options. These two digits define the direction of the channel (input/output), and the selection of input pins

CC8S[1:0]	Direction	Input pin
00	output	
01	input	IC8 is mapped on TI8FP8,
10	input	IC8 is mapped on TI7FP8,
11	input	and IC8 is mapped on TRC.

21.7.15 capture/Compare the enable register (1 PWMx_CCER1)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
PWMA_CCER1	FECCH	CC2NP	CC2NE	CC2P	CC2E	CC1NP	CC1NE	CC1P	CC1E
PWMB_CCER1	FEECH	-	-	CC6P	CC6E	-	-	CC5P	CC5E

CC6P : OC6 Input capture/Compare the output polarity. Reference

CC6E : OC6 input capture/Compare the output polarity. Reference

CC5P : OC5 input capture/Compare the output polarity. Reference

CC5E : OC5 input capture/Compare the output polarity. Reference

CC2NP : OC2N Compare the output polarity. Reference

CC2NE : OC2N comparison output is enabled. Reference

CC2P : OC2 Input capture/Compare the output polarity. Reference

CC2E : OC2 Input capture/Compare the output polarity. Reference

CC1NP : Compare output polarity

OC1N
 0 : The high level is valid;
 1 : the low level is valid.
Note: once the level (PWMA_BKR 1 LOCK) in the register (Bit) Set to or and (The channel configuration is Output), then this bit cannot be modified.

Note: For channels with complementary outputs, this bit is preloaded. (PWMA_CR2 Register), only in COM
 The bit takes the new value from the pre-loaded bit. When the incident occurred ,

CC1NE : OC1N CC1NP
 0 : Turn off the compare output enable
 1 : Turn on the compare output, the output level depends on OISIN The value of the bit. and CC1E
Note: For channels with complementary outputs, this bit is preloaded. if (OISR MOE CSSR CSSR) Register), only in COM
 When the incident occurred, the bit takes the new value from the pre-loaded bit.
 CC1NE Input capture/Compare output polarity CC1P : OC1

CC1 The channel is configured as an output :
 0 : Valid at high level
 1 : Valid at low level
 CC1 The channel is configured as input or capture :
 0 : The capture occurred in PR_T12F The rising edge of;
 1 : The capture occurred in PR_T12F The falling edge of

Input capture/Compare output enable
 0 OC1 CC1E :
 1 : Turn off input capture/Compare output;
Note: once input capture/Compare the output. In the register (Bit) set to or, then this bit cannot be modified.
Note: For channels with complementary outputs, this bit is preloaded. (PWMA_CR2 Register), only in COM
 When the incident occurred, the bit takes the new value from the pre-loaded bit.
 CC1P

Complementary output channels with brake function and OCiN

Control bit					Output status	
MOE	OSSI	SRCC	CCiNE		OCi Output status	Output status OCiN
1	X	0	0	0	Output forbidden	Output is prohibited
		0	0	1	output forbidden	Polar OCiREF
		0	1	0	Polar with OCiREF	Output is prohibited
		0	1	1	polarity and dead zone	Reverse with polarity and dead zone
		1	0	0	Output disable	Output is prohibited
		1	0	1	off state (The output is enabled and at an invalid level) OCi=CCiP	Polar OCiREF
		1	1	0	Polar OCiREF	Off state (output is enabled and at an invalid level) OCiN=CCiNP
		1	1	1	With polarity and dead zone	Reverse with polarity and dead zone
0	0	X	X	X	Output is prohibited	
	1				Off state (the output is enabled and at an invalid level) asynchronously; then, if the clock exists: after a dead time, the output is enabled and at an invalid level) asynchronously; then, if the clock exists: after a dead time with OISI and OCi=OISI, OCiN=OISiN, assuming the effective level of OCiN	

Note: The pins are connected to complementary registers. Outside of the channel, but all correspond to complementary registers. And channel status and OCiN. The status of the pins depends on OCi and OCiN.

21.7.16 capture/Compare the enable register (2 PWMx_CCER2)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
PWMA_CCER2	FECDH	CC4NP	CC4NE	CC4P	CC4E	CC3NP	CC3NE	CC3P	CC3E
PWMB_CCER2	FEEDH	-	-	CC8P	CC8E	-	-	CC7P	CC7E

- CC8P : OC8 Input capture/Compare the output polarity. Reference
- CC8E : OC8 input capture/The comparison output is enabled. Reference
- CC7P : OC7 input capture/Compare the output polarity. Reference
- CC7E : OC7 input capture/The comparison output is enabled. reference
- CC4NP : OC4N Compare the output polarity. The reference
- CC4NE : OC4N comparison output is enabled. reference
- CC4P : OC4 Input capture/Compare the output polarity. reference
- CC4E : OC4 Input capture/The comparison output is enabled. reference
- CC3NP : OC3N Compare the output polarity. The reference
- CC3NE : OC3N comparison output is enabled. reference
- CC3P : OC3 Input capture/Compare the output polarity. reference
- CC3E : OC3 Input capture/The comparison output is enabled. reference

21.7.17 8 Counter high bit (PWMx_CNTRH)

symbol	address	B7	B6	B5		B3	B2	B1	B0
PWMA_CNTRH	FECEH	B4							
PWMB_CNTRH	FEFEH	CNT1[15:8] CNT2[15:8]							

CNTn[15:8] : The high value of the counter (8 n= A,B)

21.7.18 8 Counter low bit (PWMx_CNTRL)

symbol	address	B7	B6	B5		B3	B2	B1	B0
PWMA_CNTRL	FECFH	B4							
PWMB_CNTRL	FEFEH	CNT1[7:0] CNT2[7:0]							

CNTn[7:0] : The counter is low 8 Bit value (n= A,B)

21.7.19 8 Prescaler high bit (PWMx_PSCRH) , Output frequency calculation formula

symbol	address	B7	B6	B5		B3	B2	B1	B0
PWMA_PSCRH	FED0H	B4							
PWMB_PSCRH	FEF0H	PSC1[15:8] PSC2[15:8]							

: The high value of the prescaler. (PSCn[15:8] 8 n= A,B)

The prescaler is used to pair Divide by frequency. The clock frequency of the counter ($f_{CK_PSC} / (PSCR[15:0] + 1)$)

PSCR Contains the value written to the current prescaler register when the update event is generated (the update event includes the c

Or cleared by the slave controller operating in reset mode) that in order for the new value to work, it must be gene

Bit clear UG

An update event⁰.

PWM Output frequency calculation formula

PWMA and Two groups PWMB The output frequency calculation formula is the same, and each group can be set to a different frequency.

Alignment mode	Output frequency calculation formula
Edge alignment	$\text{Output frequency} = \frac{\text{System operating frequency}_{SYSclk}}{(PWMx_PSCR + 1) \times (PWMx_ARR + 1)}$
Middle alignment	$\text{Output frequency} = \frac{\text{System operating frequency}_{SYSclk}}{(PWMx_PSCR + 1) \times PWMx_ARR \times 2}$

21.7.20 8 Prescaler low bit (PWMx_PSCRL)

symbol	address	B7	B6	B5		B3	B2	B1	B0
PWMA_PSCRL	FED1H	B4							
PWMB_PSCRL	FEF1H	PSC1[7:0] PSC2[7:0]							

PSCn[7:0] : The low value of the prescaler. (8 n= A,B)

21.7.21 Automatic reloading register high Bit (PWM_x_ARRH)

symbol	address	B7	B6	B5		B3	B2	B1	B0
PWMA_ARRH	FED2H	B4							
PWMB_ARRH	FEF2H	ARR1[15:8] ARR2[15:8]							

ARRn[15:8] : High automatic reloading 8 Bit value ($n=A,B$)

ARR Contains the value to be loaded into the actual automatic reload register. When the value of automatic reloading is 0, The counter is

21.7.22 Automatic reloading register low Bit (PWM_x_ARLL)

symbol	address	B7	B6	B5		B3	B2	B1	B0
PWMA_ARLL	FED3H	B4							
PWMB_ARLL	FEF3H	ARR1[7:0] ARR2[7:0]							

ARRn[7:0] : Low automatic reloading 8 Bit value ($n=A,B$)

21.7.23 Repeat counter register (PWM_x_RCR)

symbol	address	B7	B6	B5		B3	B2	B1	B0
PWMA_RCR	FED4H	B4							
PWMB_RCR	FEF4H	REP1[7:0] REP2[7:0]							

REPn[7:0] : Repeat counter value ($n=A,B$)

After the preload function is turned on, these bits allow the user to set the ratioThe update rate of the higher register (that is, it is trans

Input to the current register); if an update interrupt is allowed, it will also affect the rate at which an update interrupt is generated. Start Repeating, an update event will be generated and the counter. Re-from REP_CNT 0 REP_CNT REP

Because the value is only overloaded when a periodic update event occurs, write to the register REP_CNT U_RC REP PWMn_RCR

The new value entered will only take effect when the next periodic update event occurs. This (means that in the pattern , PWM REP+1)

Corresponds to: -In edge alignment mode , PWM The number of cycles;

-in the central symmetry mode , PWM Number of half-cycles ;

Capture comparison register high 8 Bit (PWM_x_CCR1H)

symbol	address	B7	B6	B5		B3	B2	B1	B0
PWMA_CCR1H	FED5H	B4							
PWMB_CCR5H	FEF5H	CCR1[15:8] CCR5[15:8]							

CCRn : Capture, Relatively high 8 Bit value ($n=1,5$)

if The channel is configured as Contains the current comparison value of the load (preload value). If in storage

CCRn If the preload function is not selected in the bit), the written value will be immediately transferred to the current register

CC Device (OCn) , this preload value is transmitted to the current capture only when an update event occurs. In the comparison register. The current c

The value is compared, and an output signal is generated on the port. OCn

if The channel is configured as Contains the counter value when the last input capture event occurred (at this time, this register

CCRn *

CCn (Read)

21.7.24 Capture comparison register low 8 Bit (PWM_x_CCR1L)

symbol	address	B7	B6	B5		B3	B2	B1	B0
PWMA_CCR1L	FED6H	B4							
PWMB_CCR5L	FEF6H	CCR1[7:0] CCR5[7:0]							

CCRn[7:0]: Capture comparison register low 8 Bit value (n=1,5)

21.7.25 Capture comparison register high 8 Bit (PWM_x_CCR2H)

symbol	address	B7	B6	B5		B3	B2	B1	B0
PWMA_CCR2H	FED7H	B4							
PWMB_CCR6H	FEF7H	CCR2[15:8] CCR6[15:8]							

CCRn[15:8]: Capture comparison register high 8 Bit value (n=2,6)

21.7.26 Capture comparison register low 8 Bit (PWM_x_CCR2L)

symbol	address	B7	B6	B5		B3	B2	B1	B0
PWMA_CCR2L	FED8H	B4							
PWMB_CCR6L	FEF8H	CCR2[7:0] CCR6[7:0]							

CCRn[7:0]: Capture comparison register low 8 Bit value (n=2,6)

21.7.27 Capture comparison register high 8 Bit (PWM_x_CCR3H)

symbol	address	B7	B6	B5		B3	B2	B1	B0
PWMA_CCR3H	FED9H	B4							
PWMB_CCR7H	FEF9H	CCR3[15:8] CCR7[15:8]							

CCRn[15:8]: Capture comparison register high 8 Bit value (n=3,7)

21.7.28 Capture comparison register low 8 Bit (PWM_x_CCR3L)

symbol	address	B7	B6	B5		B3	B2	B1	B0
PWMA_CCR3L	FEDA H	B4							
PWMB_CCR7L	FEFA H	CCR3[7:0] CCR7[7:0]							

CCRn[7:0]: Capture comparison register low 8 Bit value (n=3,7)

21.7.29 Capture comparison register high 8 Bit (PWM_x_CCR4H)

symbol	address	B7	B6	B5		B3	B2	B1	B0
PWMA_CCR4H	FEDBH	B4							
PWMB_CCR8H	FEFBH	CCR4[15:8] CCR8[15:8]							

CCRn[15:8]: Capture comparison register high 8 Bit value (n=4,8)

21.7.30 Capture comparison register low 8 Bit (PWM_x_CCR4L)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
PWMA_CCR4L	FEDCH	B4							
PWMB_CCR8L	FEFCH	CCR4[7:0] CCR8[7:0]							

CCRN[7:0]: Capture comparison register low 8 Bit (PWM_x_CCR4L)

21.7.31 Brake register (PWM_x_BKR)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
PWMA_BKR	FEDDH	MOEA	AOEA	BKPA	BKEA	OSSRA	OSSIA	B1 LOCKA[1:0]	
PWMB_BKR	FEFDH	MOEB	AOEB	BKPB	BKEB	OSSRB	OSSIB	LOCKB[1:0]	

MOEn: The main output is enabled. Once the brake input is valid, this bit is asynchronously set by hardware. According to the

pieces are set or automatically set. It is only valid for channels configured as outputs. (1 1 n=A,B)

0: Prohibited Output or force to idle state and OCN

1: If the corresponding enable bit is set (PWM_n_CCERX Register of CCIE Bit), then enable and OCN output.

AOEn: Automatic output is enabled (n=A,B)

Can only be set by software ; 0: MOE

1: MOE

Or be automatically set in the next update event (if the brake input is invalid).

Note: Once it can be set by the software in the register LOCK Bit is set to 1, then the bit cannot be modified

BKPN: Brake input polarity (n=A,B)

0: The brake input is valid at low level

1: the brake input is valid at high level

Note: once LOCK Level (PWM_n_BKR) In the register LOCK Bit is set to 1, then the bit cannot be modified

BKEN: The brake function is enabled (n=A,B)

0: Disable brake input (BRK)

1: Turn on the brake input (BRK)

Note: once Level (PWM_n_BKR LOCK) In the register Bit is set to 1, then the bit cannot be modified.

OSSRn: Select "off state" in operation mode. The position is And it is valid when the channel is set to output (n=A,B)

0: When When not working, it is forbidden Output (OC/OCN) Enable output signal (=0) ;

1: When PWM When not working, once CCIE=1 Or CCINE=1, first open OC/OCN And outputs an invalid level, and then sets enable the output signal (=1).

Note: once Level (PWM_n_BKR LOCK) In the register Bit is set to 1, then the bit cannot be modified.

OSSIn: Select "off state" in idle mode. The position is And it is valid when the channel is set to output. (n=A,B)

0: When When not working, when not OC/OCN Output (OC/OCN) Enable output signal (=0) ;

1: When PWM working is prohibited, once the CCIE=1 or CCINE=1, OC/OCN First output its idle level, and then OC/OCN

output signal is enabled (=1).

Note: once LOCK Level (PWM_n_BKR) In the register LOCK Bit is set to 1, then the bit cannot be modified.

: Lock settings. The write protection measures provided by this bit to prevent software errors (LOCKn[1:0] n=A,B)

LOCKn[1:0]	Protection level	Protect content
00	Unprotected	Register without write protection
01	lock level 1	The BKE, BKP, and AOE bits of the PWMn_BKR register cannot be written, and the OISI bits of the
10	Lock level 2	PWMn_OISR register cannot be written to everyone in lock level 1, nor can they be written to the CC polarity bits and the OSSR/OSSI
11	Lock level 3	bits cannot be written to everyone in lock level 2, nor can they be written to the CC control bits.

note : Due to BKE, BKP, AOE, OSSR, OSSI

Bits can be locked (depends on) So write the bit for the first time

They must be set when registering.

21.7.32 Dead zone register (PWMx_DTR)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
PWMA_DTR	FEDEH				B4				
PWMB_DTR	FEFEH				DTGA[7:0] DTGB[7:0]				

: Dead zone generator setting (DTGn[7:0])

These bits define the duration of the dead zone between insertion and output (Clock pulse)

DTGn[7:5]	Dead time
000	$DTGn[7:0] * t_{CK_PSC}$
001	
010	
011	
100	$(64 + DTGn[6:0]) * 2 * t_{CK_PSC}$
101	
110	$(32 + DTGn[5:0]) * 8 * t_{CK_PSC}$
111	$(32 + DTGn[4:0]) * 16 * t_{CK_PSC}$


21.7.33 Output idle status register (PWM_X_OISR)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
PWMA_OISR	FEDFH	OIS4N	OIS4	OIS3N	OIS3	OIS2N	OIS2	OIS1N	OIS1
PWMB_OISR	FEFFH	-	OIS8	-	OIS7	-	OIS6	-	OIS5

OIS8: When idle **Output level**_{OC8}
OIS7: When idle **Output level**
OIS6: When idle **Output level**
OIS5: When idle **Output level**
OIS4N: When idle **Output level**_{OC4N}
OIS4: When idle **Output level**_{OC}
OIS3N: When idle **Output level**_{OC3N}
OIS3: When idle **Output level**_{OC}
OIS2N: When idle **Output level**_{OC2N}
OIS2: When idle **Output level**_{OC}
OIS1N: When idle **Output level**
0: When MOE=0 OC1N OC1N=0 ;
1: When MOE=0 **When, it is after a dead time,** OC1N=1*
OIS1: When idle **when, it is after a dead time ,** **Output level**_{OC1}
0: When MOE=0 **When, if** OC1N **If enabled, after a dead zone ,** OC1=0 ;
1: When MOE=0 **When, if** OC1N **If enabled, after a dead zone ,** OC1=1*

21.8 Sample program

21.8.1 Six steps PWM Drive brushless DC motor (with HALL)



Language code c

```
// The test operating frequency is
// 11.0592MHz;
```

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```
#include "reg51.h"
```

```
typedef
```

```
unsigned char u8;
```

```
typedef unsigned int
```

```
u16;
```

```
typedef struct TIM1_struct
```

```
{
```

```
volatile unsigned char CR1;
```

```
/*! < control register 1 */
```

```
volatile unsigned char CR2;
```

```
/*! < control register 2 */
```

```
volatile unsigned char SMCR;
```

```
/*! < Synchro mode control register */
```

```
volatile unsigned char ETR;
```

```
/*! < external trigger register */
```

```
volatile unsigned char IER;
```

```
/*! < interrupt enable register*/
```

```
volatile unsigned char SR1;
```

```
/*! < status register 1 */
```

```
volatile unsigned char SR2;
```

```
/*! < status register 2 */
```

```
volatile unsigned char EGR;
```

```
/*! < event generation register */
```

```
volatile unsigned char CCMR1;
```

```
/*! < CC mode register 1 */
```

```
volatile unsigned char CCMR2;
```

```
/*! < CC mode register 2 */
```

```
volatile unsigned char CCMR3;
```

```
/*! < CC mode register 3 */
```

```
volatile unsigned char CCMR4;
```

```
/*! < CC mode register 4 */
```

```
volatile unsigned char CCER1;
```

```
/*! < CC enable register 1 */
```

```
volatile unsigned char CCER2;
```

```
/*! < CC enable register 2 */
```

```
volatile unsigned char CNTRH;
```

```
/*! < counter high */
```

```
volatile unsigned char CNTRL;
```

```
/*! < counter low */
```

```

volatile unsigned char PSCRH; /*! < prescaler high */
volatile unsigned char PSCRL; /*! < prescaler low */
volatile unsigned char ARRH; /*! < auto-reload register high */
volatile unsigned char ARRL; /*! < auto-reload register low */
volatile unsigned char RCR; /*! < Repetition Counter register */
volatile unsigned char CCR1H; /*! < capture/compare register 1 high */
volatile unsigned char CCR1L; /*! < capture/compare register 1 low */
volatile unsigned char CCR2H; /*! < capture/compare register 2 high */
volatile unsigned char CCR2L; /*! < capture/compare register 2 low */
volatile unsigned char CCR3H; /*! < capture/compare register 3 high */
volatile unsigned char CCR3L; /*! < capture/compare register 3 low */
volatile unsigned char CCR4H; /*! < capture/compare register 3 high */
volatile unsigned char CCR4L; /*! < capture/compare register 3 low */
volatile unsigned char BKR; /*! < Break Register */
volatile unsigned char DTR; /*! < dead-time register */
volatile unsigned char OISR; /*! < Output idle register */

}TIM1_TypeDef;

#define TIM1_BaseAddress 0xFEC0
#define TIM2_BaseAddress 0xFEE0

#define TIM1 ((TIM1_TypeDef*)TIM1_BaseAddress)
#define TIM2 ((TIM1_TypeDef*)TIM2_BaseAddress)

#define PWMA_ETRPS (*(unsigned char volatile *)0xFEB0)
#define PWMA_ENO (*(unsigned char volatile *)0xFEB1)
#define PWMA_PS (*(unsigned char volatile *)0xFEB2)
#define PWMB_ENO (*(unsigned char volatile *)0xFEB5)
#define PWMB_PS (*(unsigned char volatile *)0xFEB6)

sfr ADC_CONTR = 0xbc;
sfr ADC_RES = 0xbd;
sfr ADC_RESL = 0xbe;
sfr ADCCFG = 0xde;
sfr CMPCR1 = 0xe6;
sfr CMPCR2 = 0xe7;

sfr P0M0 = 0x94;
sfr P0M1 = 0x93;
sfr P1M0 = 0x92;
sfr P1M1 = 0x91;
sfr P2M0 = 0x96;
sfr P2M1 = 0x95;
sfr P3M0 = 0xb2;
sfr P3M1 = 0xb1;
sfr P5M0 = 0xca;
sfr P5M1 = 0xc9;
sfr P5 = 0xc8;
sfr P_SW2 = 0xba;

sbit P00 = P0^0;
sbit P01 = P0^1;
sbit P02 = P0^2;
sbit P03 = P0^3;
sbit P04 = P0^4;
sbit P05 = P0^5;
sbit P06 = P0^6;
sbit P07 = P0^7;

```

```

sbit P10 = P1^0;
sbit P11 = P1^1;
sbit P12 = P1^2;
sbit P13 = P1^3;
sbit P14 = P1^4;
sbit P15 = P1^5;
sbit P16 = P1^6;
sbit P17 = P1^7;

```

```

sbit P20 = P2^0;
sbit P21 = P2^1;
sbit P22 = P2^2;
sbit P23 = P2^3;
sbit P24 = P2^4;
sbit P25 = P2^5;
sbit P26 = P2^6;
sbit P27 = P2^7;

```

```

sbit P30 = P3^0;
sbit P31 = P3^1;
sbit P32 = P3^2;
sbit P33 = P3^3;
sbit P34 = P3^4;
sbit P35 = P3^5;
sbit P36 = P3^6;
sbit P37 = P3^7;

```

```

sbit P50 = P5^0;
sbit P51 = P5^1;
sbit P52 = P5^2;
sbit P53 = P5^3;
sbit P54 = P5^4;
sbit P55 = P5^5;

```

```

#define TRUE 1
#define FALSE 0

```

```

#define RV09_CH 6

```

```

#define TIM1_Period ((u16)0x0180)
#define TIM1_STPulse ((u16)342)

```

```

#define START 0x1A
#define RUN 0x1B
#define STOP 0x1C
#define IDLE 0x1D

```

```

#define TIM1_OCMODE_MASK ((u8)0x70)
#define TIM1_OCCE_ENABLE ((u8)0x80)
#define TIM1_OCCE_DISABLE ((u8)0x00)
#define TIM1_OCMODE_TIMING ((u8)0x00)
#define TIM1_OCMODE_ACTIVE ((u8)0x10)
#define TIM1_OCMODE_INACTIVE ((u8)0x20)
#define TIM1_OCMODE_TOGGLE ((u8)0x30)
#define TIM1_FORCE_INACTIVE ((u8)0x40)
#define TIM1_FORCE_ACTIVE ((u8)0x50)
#define TIM1_OCMODE_PWM_A ((u8)0x60)
#define TIM1_OCMODE_PWM_B ((u8)0x70)
#define CCI_POLARITY_HIGH ((u8)0x02)

```

```

#define CC1N_POLARITY_HIGH ((u8)0x08)
#define CC2_POLARITY_HIGH ((u8)0x20)
#define CC2N_POLARITY_HIGH ((u8)0x80)
#define CC1_POLARITY_LOW ((u8)-0x02)
#define CC1N_POLARITY_LOW ((u8)-0x08)
#define CC2_POLARITY_LOW ((u8)-0x20)
#define CC2N_POLARITY_LOW ((u8)-0x80)
#define CC1_OCENABLE ((u8)0x01)
#define CC1N_OCENABLE ((u8)0x04)
#define CC2_OCENABLE ((u8)0x10)
#define CC2N_OCENABLE ((u8)0x40)
#define CC1_OCDISABLE ((u8)-0x01)
#define CC1N_OCDISABLE ((u8)-0x04)
#define CC2_OCDISABLE ((u8)-0x10)
#define CC2N_OCDISABLE ((u8)-0x40)
#define CC3_POLARITY_HIGH ((u8)0x02)
#define CC3N_POLARITY_HIGH ((u8)0x08)
#define CC4_POLARITY_HIGH ((u8)0x20)
#define CC4N_POLARITY_HIGH ((u8)0x80)
#define CC3_POLARITY_LOW ((u8)-0x02)
#define CC3N_POLARITY_LOW ((u8)-0x08)
#define CC4_POLARITY_LOW ((u8)-0x20)
#define CC4N_POLARITY_LOW ((u8)-0x80)
#define CC3_OCENABLE ((u8)0x01)
#define CC3N_OCENABLE ((u8)0x04)
#define CC4_OCENABLE ((u8)0x10)
#define CC4N_OCENABLE ((u8)0x40)
#define CC3_OCDISABLE ((u8)-0x01)
#define CC3N_OCDISABLE ((u8)-0x04)
#define CC4_OCDISABLE ((u8)-0x10)
#define CC4N_OCDISABLE ((u8)-0x40)

```

```
void LED_OUT(u8 X);
```

```
//LED Single-byte serial shift function
```

```
unsigned char code LED_0F[] =
```

```
{
```

```
0xC0,0xF9,0xA4,0xB0,
```

```
0x99,0x92,0x82,0xF8,
```

```
0x80,0x90,0x8C,0xBF,
```

```
0xC6,0xA1,0x86,0xFF,
```

```
0xbf
```

```
};
```

```
#define DIO P23
```

```
// Serial data input
```

```
#define RCLK P24
```

```
// Clock pulse signal-valid on the rising edge
```

```
#define SCLK P25
```

```
// Incoming signal---The rising edge is valid
```

```
void DelayXus(unsigned char delayTime);
```

```
void DelayXms(unsigned char delayTime);
```

```
unsigned int ADC_Convert(u8 ch);
```

```
void PWM_Init(void);
```

```
void SPEED_ADJ();
```

```
unsigned char RD_HALL();
```

```
void MOTOR_START();
```

```
void MOTOR_STOP();
```

```
unsigned char KEY_detect();
```

```
void LED4_Display(unsigned int dat,unsigned char num);
```

```
unsigned char Display_num=1;
```

```

unsigned int Display_dat=0;
unsigned int Motor_speed;
unsigned char Motor_sta = IDLE;
unsigned char BRK_occur=0;
unsigned int TIM2_CAP1_y=0;
unsigned int CAPI_avg=0;
unsigned char CAPI_cnt=0;
unsigned long CAPI_sum=0;
void main(void)
{

```

```

P_SW2 = 0x80;

```

```

P1 = 0x00;

```

```

P0M1 = 0x0C;

```

```

P0M0 = 0x01;

```

```

P1M1 = 0xc0;

```

```

P1M0 = 0x3F;

```

```

P2M1 = 0x00;

```

```

P2M0 = 0x38;

```

```

P3M1 = 0x28;

```

```

P3M0 = 0x00;

```

```

ET0=1;

```

```

TR0=1;

```

```

ADCCFG = 0x0f;

```

```

ADC_CONTR = 0x80;

```

```

PWMA_ENO = 0x3F;

```

```

PWMB_ENO = 0x00;

```

```

PWMA_PS = 0x00;

```

```

PWMB_PS = 0xd5;

```

//PWMA Output enable
//PWMB output enable
//PWMA pin Choose
//PWMB pin choose

```

/*****
Output comparison mode PWMx_duty = [CCRx/(ARR + 1)]*100
*****/

```

```

/*****PWMB Pick up sensor *****/

```

Time base unit////////

```

TIM2->PSCRL = 15;

```

```

TIM2->ARRH = 0xff;

```

```

TIM2->ARRL = 0xff;

```

```

TIM2->CCR4H = 0x00;

```

```

TIM2->CCR4L = 0x05;

```

// Automatic reloading of registers, counters point

Channel configuration

```

TIM2->CCMR1 = 0x43;

```

```

TIM2->CCMR2 = 0x41;

```

```

TIM2->CCMR3 = 0x41;

```

```

TIM2->CCMR4 = 0x70;

```

```

TIM2->CCER1 = 0x11;

```

```

TIM2->CCER2 = 0x11;

```

// Channel mode configuration

Mode configuration

```

TIM2->CR2 = 0xf0;

```

```

TIM2->CR1 = 0x81;

```

```

TIM2->SMCR = 0x44;

```

Enable interrupt configuration

```

//&

```

```
TIM2->BKR = 0x80;
TIM2->IER = 0x02;
```

```
//Main output enabled
//Enable interrupt
```

```
/******PwMA
```

Control motor commutation

```
//////////Time base unit//////////
```

```
TIM1->PSCRH = 0x00;
```

```
//Prescaler register
```

```
TIM1->PSCRL = 0x00;
```

```
TIM1->ARRH = (u8)(TIM1_Period >> 8);
```

```
TIM1->ARRL = (u8)(TIM1_Period);
```

```
//////////Channel configuration//////////
```

```
TIM1->CCMR1 = 0x70;
```

```
//Channel mode configuration
```

```
TIM1->CCMR2 = 0x70;
```

```
TIM1->CCMR3 = 0x70;
```

```
TIM1->CCER1 = 0x11;
```

```
// Configure channel output enable and polarity
```

```
TIM1->CCER2 = 0x01;
```

```
// Configure channel output enable and polarity
```

```
TIM1->OISR = 0xA4;
```

```
//configuration=0 Output level of each channel at the time
```

```
//////////Mode configuration//////////
```

```
TIM1->CR1 = 0xA0;
```

```
TIM1->CR2 = 0x24;
```

```
TIM1->SMCR = 0x20;
```

```
//////////Enable interrupt configuration//////////
```

```
TIM1->BKR = 0x1c;
```

```
TIM1->CR1 |= 0x01;
```

```
//Enable counter
```

```
EA = 1;
```

```
while (1)
```

```
{
```

```
    P22--P22;
```

```
    Display_dat = Motor_speed;
```

```
//Motor_speed
```

```
    switch(Motor_sta)
```

```
    {
```

```
        case START:
```

```
            MOTOR_START();
```

```
            Motor_sta = RUN;
```

```
            break;
```

```
        case RUN:
```

```
            SPEED_ADJ();
```

```
            if((KEY_detect) == 2) || (BRK_occur == TRUE)
```

```
                Motor_sta = STOP;
```

```
            break;
```

```
        case STOP:
```

```
            MOTOR_STOP();
```

```
            Motor_sta = IDLE;
```

```
            break;
```

```
        case IDLE:
```

```
            if(KEY_detect) == 1)
```

```
                Motor_sta = START;
```

```
            BRK_occur = FALSE;
```

```
            Motor_speed = 0;
```

```
            CAP_avg = 0;
```

```
            CAP_cnt = 0;
```

```
            CAP_sum = 0;
```

```
            break;
```

```
    }
```

```
    }  
}  
  
void TIM0_ISR() interrupt 1  
{  
    TH0=0xf0;  
    if(Display_num>8)  
        Display_num=1;  
    LED4_Display(Display_dat,Display_num);  
    Display_num=(Display_num<<1);  
}  
  
void PWMA_ISR() interrupt 26  
{  
    if((TIM1->SR1 & 0x20))  
    {  
        switch(RD_HALL())  
        {  
            case 3:  
                TIM1->CCMR3 &= ~TIM1_OCMODE_MASK;  
                TIM1->CCMR3 |= TIM1_FORCE_INACTIVE;  
                TIM1->CCMR1 &= ~TIM1_OCMODE_MASK;  
                TIM1->CCMR1 |= TIM1_OCMODE_PWMB;  
                break;  
            case 2:  
                TIM1->CCER1 &= CC2N_POLARITY_LOW;  
                TIM1->CCER2 |= CC3N_POLARITY_HIGH;  
                break;  
            case 6:  
                TIM1->CCMR1 &= ~TIM1_OCMODE_MASK;  
                TIM1->CCMR1 |= TIM1_FORCE_INACTIVE;  
                TIM1->CCMR2 &= ~TIM1_OCMODE_MASK;  
                TIM1->CCMR2 |= TIM1_OCMODE_PWMB;  
                break;  
            case 4:  
                TIM1->CCER1 |= CC1N_POLARITY_HIGH;  
                TIM1->CCER2 &= CC3N_POLARITY_LOW;  
                break;  
            case 5:  
                TIM1->CCMR2 &= ~TIM1_OCMODE_MASK;  
                TIM1->CCMR2 |= TIM1_FORCE_INACTIVE;  
                TIM1->CCMR3 &= ~TIM1_OCMODE_MASK;  
                TIM1->CCMR3 |= TIM1_OCMODE_PWMB;  
                break;  
            case 1:  
                TIM1->CCER1 &= CC1N_POLARITY_LOW;  
                TIM1->CCER1 |= CC2N_POLARITY_HIGH;  
                break;  
        }  
    }  
  
    CAP1_sum += TIM2_CAP1_v;  
    CAP1_cnt++;  
    if(CAP1_cnt==128)  
    {  
        CAP1_cnt=0;  
        CAP1_avg = (CAP1_sum>>7);  
        CAP1_sum = 0;  
        Motor_speed = 500000/CAP1_avg;  
    }  
}
```

```

        TIM1->SR1 &=~0x20;                                //Clear
    }
    if((TIM1->SR1 & 0x80))                                //BRK
    {
        BRK_occur = TRUE;
        TIM1->SR1 &=~0x80;                                //Clear
    }
}

void PWMB_ISR() interrupt 27
{
    if((TIM2->SR1 & 0x02))
    {
        TIM2_CAP1_y = TIM2->CCR1H;
        TIM2_CAP1_y = (TIM2_CAP1_y<<8) + TIM2->CCR1L;
        TIM2->SR1 &=~0x02;
    }
}

void DelayXus(unsigned char delayTime)
{
    int i = 0;
    while( delayTime--)
    {
        for( i = 0 ; i < 1 ; i++);
    }
}

void DelayXms(unsigned char delayTime)
{
    int i = 0;
    while( delayTime--)
    {
        for( i = 0 ; i < 2 ; i++)
        {
            DelayXus(100);
        }
    }
}

unsigned int ADC_Convert(u8 ch)
{
    u16 res=0;

    ADC_CONTR &= ~0x0f;
    ADC_CONTR |= ch;
    ADC_CONTR |= 0x40;
    DelayXus(1);
    while (!(ADC_CONTR & 0x20));
    ADC_CONTR &= ~0x20;
    res = ADC_RES;
    res = (res<<2)+(ADC_RESL>>6);
    return res;
}

void SPEED_ADJ()
{

```



```

    u16 ADC_result;

    ADC_result = (ADC_Convert(RV09_CH)/3);
    TIM1->CCR1H = (u8)(ADC_result >> 8); // Counter comparison value
    TIM1->CCR1L = (u8)(ADC_result);
    TIM1->CCR2H = (u8)(ADC_result >> 8);
    TIM1->CCR2L = (u8)(ADC_result);
    TIM1->CCR3H = (u8)(ADC_result >> 8);
    TIM1->CCR3L = (u8)(ADC_result);
}

unsigned char RD_HALL()
{
    unsigned char Hall_sta = 0;

    (P17)? (Hall_sta|=0x01) : (Hall_sta&=~0x01);
    (P54)? (Hall_sta|=0x02) : (Hall_sta&=~0x02);
    (P33)? (Hall_sta|=0x04) : (Hall_sta&=~0x04);

    return Hall_sta;
}

void MOTOR_START()
{
    u16 temp;
    u16 ADC_result;

    TIM1->CCR1H = (u8)(TIM1_STPulse >> 8); // Counter comparison value
    TIM1->CCR1L = (u8)(TIM1_STPulse);
    TIM1->CCR2H = (u8)(TIM1_STPulse >> 8);
    TIM1->CCR2L = (u8)(TIM1_STPulse);
    TIM1->CCR3H = (u8)(TIM1_STPulse >> 8);
    TIM1->CCR3L = (u8)(TIM1_STPulse);
    TIM1->BKR |= 0x80; // The main output is enabled, which is equivalent to the main switch
    TIM1->IER = 0xA0; // Enable interrupt

    switch(RD_HALL())
    {
    case 1:
        TIM1->CCER1 &= CC1N_POLARITY_LOW;
        TIM1->CCER1 |= CC2N_POLARITY_HIGH;
        TIM1->CCER2 &= CC3N_POLARITY_LOW;
        TIM1->CCMR3 &= ~TIM1_OCMODE_MASK;
        TIM1->CCMR3 |= TIM1_FORCE_INACTIVE;
        TIM1->CCMR2 &= ~TIM1_OCMODE_MASK;
        TIM1->CCMR2 |= TIM1_FORCE_INACTIVE;
        TIM1->CCMR1 &= ~TIM1_OCMODE_MASK;
        TIM1->CCMR1 |= TIM1_OCMODE_PWMB;
        break;
    case 3:
        TIM1->CCMR3 &= ~TIM1_OCMODE_MASK;
        TIM1->CCMR3 |= TIM1_FORCE_INACTIVE;
        TIM1->CCMR2 &= ~TIM1_OCMODE_MASK;
        TIM1->CCMR2 |= TIM1_FORCE_INACTIVE;
        TIM1->CCMR1 &= ~TIM1_OCMODE_MASK;
        TIM1->CCMR1 |= TIM1_OCMODE_PWMB;
        TIM1->CCER1 &= CC1N_POLARITY_LOW;
        TIM1->CCER1 &= CC2N_POLARITY_LOW;
        TIM1->CCER2 |= CC3N_POLARITY_HIGH;
    }
}

```

```

        break;
    case 2:
        TIM1->CCER1 &= CC1N_POLARITY_LOW;
        TIM1->CCER1 &= CC2N_POLARITY_LOW;
        TIM1->CCER2 |= CC3N_POLARITY_HIGH;
        TIM1->CCMR1 &= ~TIM1_OCMODE_MASK;
        TIM1->CCMR1 |= TIM1_FORCE_INACTIVE;
        TIM1->CCMR2 &= ~TIM1_OCMODE_MASK;
        TIM1->CCMR2 |= TIM1_OCMODE_PWMB;
        TIM1->CCMR3 &= ~TIM1_OCMODE_MASK;
        TIM1->CCMR3 |= TIM1_FORCE_INACTIVE;
        break;
    case 6:
        TIM1->CCMR1 &= ~TIM1_OCMODE_MASK;
        TIM1->CCMR1 |= TIM1_FORCE_INACTIVE;
        TIM1->CCMR2 &= ~TIM1_OCMODE_MASK;
        TIM1->CCMR2 |= TIM1_OCMODE_PWMB;
        TIM1->CCMR3 &= ~TIM1_OCMODE_MASK;
        TIM1->CCMR3 |= TIM1_FORCE_INACTIVE;
        TIM1->CCER1 |= CC1N_POLARITY_HIGH;
        TIM1->CCER1 &= CC2N_POLARITY_LOW;
        TIM1->CCER2 &= CC3N_POLARITY_LOW;
        break;
    case 4:
        TIM1->CCER1 |= CC1N_POLARITY_HIGH;
        TIM1->CCER1 &= CC2N_POLARITY_LOW;
        TIM1->CCER2 &= CC3N_POLARITY_LOW;
        TIM1->CCMR1 &= ~TIM1_OCMODE_MASK;
        TIM1->CCMR1 |= TIM1_FORCE_INACTIVE;
        TIM1->CCMR2 &= ~TIM1_OCMODE_MASK;
        TIM1->CCMR2 |= TIM1_FORCE_INACTIVE;
        TIM1->CCMR3 &= ~TIM1_OCMODE_MASK;
        TIM1->CCMR3 |= TIM1_OCMODE_PWMB;
        break;
    case 5:
        TIM1->CCMR1 &= ~TIM1_OCMODE_MASK;
        TIM1->CCMR1 |= TIM1_FORCE_INACTIVE;
        TIM1->CCMR2 &= ~TIM1_OCMODE_MASK;

        TIM1->CCMR2 |= TIM1_FORCE_INACTIVE;
        TIM1->CCMR3 &= ~TIM1_OCMODE_MASK;

        TIM1->CCMR3 |= TIM1_OCMODE_PWMB;
        TIM1->CCER1 &= CC1N_POLARITY_LOW;
        TIM1->CCER1 |= CC2N_POLARITY_HIGH;
        TIM1->CCER2 &= CC3N_POLARITY_LOW;
        break;
    }
    ADC_result = (ADC_Convert(RV09_CH)/3);

    for(temp = TIM1_STPulse; temp > ADC_result; temp--)
    {
        TIM1->CCR1H = (u8)(temp >> 8); // Counter comparison value
        TIM1->CCR1L = (u8)(temp);
        TIM1->CCR2H = (u8)(temp >> 8);
        TIM1->CCR2L = (u8)(temp);
        TIM1->CCR3H = (u8)(temp >> 8);
        TIM1->CCR3L = (u8)(temp);
        DelayXms(10);
    }
}
}

```

```

void MOTOR_STOP()
{
    TIM1->BKR &= ~0x80;
    TIM1->IER &= ~0xA0;
}

void LED4_Display (u16 dat,u8 num)
{
    switch(num)
    {
        case 0x01:
            LED_OUT(LED_0F[(dat/1)%10]);
            LED_OUT(0x01);
            RCLK = 0;
            RCLK = 1;
            break;
        case 0x02:
            LED_OUT(LED_0F[(dat/10)%10]);
            LED_OUT(0x02);
            RCLK = 0;
            RCLK = 1;
            break;
        case 0x04:
            LED_OUT(LED_0F[(dat/100)%10]);
            LED_OUT(0x04);
            RCLK = 0;
            RCLK = 1;
            break;
        case 0x08:
            LED_OUT(LED_0F[(dat/1000)%10]);
            LED_OUT(0x08);
            RCLK = 0;
            RCLK = 1;
            break;
    }
}

void LED_OUT(u8 X)
{
    u8 i;

    for(i=8;i>=1;i--)
    {
        if (X&0x80) DIO=1;
        else DIO=0;
        X<<=1;
        SCLK = 0;
        SCLK = 1;
    }
}

unsigned char KEY_detect()
{
    if(!
        P02) {
        DelayXms(10);
        if(! P02)
        {


```

```

    return 1;
}
else return 0;
}
else if(! P03)
{
    DelayXms(10);
    if(! P03)
    {
        return 2;
    }
else return 0;
}
else return 0;
}
}

```

21.8.2 BLDC Brushless DC motor drive (none HALL)



C Language code

```

// The test operating frequency is 1000Hz
// This routine implements the following functions: through the group control without hall
// This routine is only applicable to the motor operation under no load conditions

```

```

#include "reg51.h"
#include "intrins.h"
#include "reg51.h"

typedef unsigned char u8;
typedef unsigned int u16;

typedef struct TIM1_struct

```

```

{
volatile unsigned char CR1; /*! < control register 1 */
volatile unsigned char CR2; /*! < control register 2 */
volatile unsigned char SMCR; /*! < Synchro mode control register */
volatile unsigned char ETR; /*! < external trigger register */
volatile unsigned char IER; /*! < interrupt enable register*/
volatile unsigned char SR1; /*! < status register 1 */
volatile unsigned char SR2; /*! < status register 2 */
volatile unsigned char EGR; /*! < event generation register */
volatile unsigned char CCMR1; /*! < CC mode register 1 */
volatile unsigned char CCMR2; /*! < CC mode register 2 */
volatile unsigned char CCMR3; /*! < CC mode register 3 */
volatile unsigned char CCMR4; /*! < CC mode register 4 */
volatile unsigned char CCER1; /*! < CC enable register 1 */
volatile unsigned char CCER2; /*! < CC enable register 2 */
volatile unsigned char CNTRH; /*! < counter high */
volatile unsigned char CNTRL; /*! < counter low */
volatile unsigned char PSCRH; /*! < prescaler high */
volatile unsigned char PSCRL; /*! < prescaler low */
volatile unsigned char ARRH; /*! < auto-reload register high */
volatile unsigned char ARRL; /*! < auto-reload register low */
volatile unsigned char RCR; /*! < Repetition Counter register */
volatile unsigned char CCR1H; /*! < capture/compare register 1 high */
volatile unsigned char CCR1L; /*! < capture/compare register 1 low */
volatile unsigned char CCR2H; /*! < capture/compare register 2 high */
volatile unsigned char CCR2L; /*! < capture/compare register 2 low */
volatile unsigned char CCR3H; /*! < capture/compare register 3 high */
volatile unsigned char CCR3L; /*! < capture/compare register 3 low */
volatile unsigned char CCR4H; /*! < capture/compare register 3 high */
volatile unsigned char CCR4L; /*! < capture/compare register 3 low */
volatile unsigned char BKR; /*! < Break Register */
volatile unsigned char DTR; /*! < dead-time register */
volatile unsigned char OISR; /*! < Output idle register */

}TIM1_TypeDef;

#define TIM1_BaseAddress 0xFEC0
#define TIM2_BaseAddress 0xFEE0

#define TIM1 ((TIM1_TypeDef *)TIM1_BaseAddress)
#define TIM2 ((TIM1_TypeDef *)TIM2_BaseAddress)

#define PWMA_ETRPS (*(unsigned char volatile *)0xFEB0)
#define PWMA_ENO (*(unsigned char volatile *)0xFEB1)
#define PWMA_PS (*(unsigned char volatile *)0xFEB2)
#define PWMB_ENO (*(unsigned char volatile *)0xFEB5)
#define PWMB_PS (*(unsigned char volatile *)0xFEB6)

sfr ADC_CONTR = 0xbc;
sfr ADC_RES = 0xbd;
sfr ADC_RESL = 0xbe;
sfr ADCCFG = 0xde;
sfr CMPCR1 = 0xe6;
sfr CMPCR2 = 0xe7;

sfr AUXR = 0x8e;

sfr P0M0 = 0x94;
sfr P0M1 = 0x93;
sfr P1M0 = 0x92;

```

```

sfr      P1M1      =      0x91;
sfr      P2M0      =      0x96;
sfr      P2M1      =      0x95;
sfr      P3M0      =      0xb2;
sfr      P3M1      =      0xb1;
sfr      P5M0      =      0xca;
sfr      P5M1      =      0xc9;
sfr      P5        =      0xc8;
sfr      P_SW2     =      0xba;

sbit     P00       =      P0^0;
sbit     P01       =      P0^1;
sbit     P02       =      P0^2;
sbit     P03       =      P0^3;
sbit     P04       =      P0^4;
sbit     P05       =      P0^5;
sbit     P06       =      P0^6;
sbit     P07       =      P0^7;

sbit     P10       =      P1^0;
sbit     P11       =      P1^1;
sbit     P12       =      P1^2;
sbit     P13       =      P1^3;
sbit     P14       =      P1^4;
sbit     P15       =      P1^5;
sbit     P16       =      P1^6;
sbit     P17       =      P1^7;

sbit     P20       =      P2^0;
sbit     P21       =      P2^1;
sbit     P22       =      P2^2;
sbit     P23       =      P2^3;
sbit     P24       =      P2^4;
sbit     P25       =      P2^5;
sbit     P26       =      P2^6;
sbit     P27       =      P2^7;

sbit     P30       =      P3^0;
sbit     P31       =      P3^1;
sbit     P32       =      P3^2;
sbit     P33       =      P3^3;
sbit     P34       =      P3^4;
sbit     P35       =      P3^5;
sbit     P36       =      P3^6;
sbit     P37       =      P3^7;

sbit     P50       =      P5^0;
sbit     P51       =      P5^1;
sbit     P52       =      P5^2;
sbit     P53       =      P5^3;
sbit     P54       =      P5^4;
sbit     P55       =      P5^5;

#define    TRUE      1
#define    FALSE     0

#define    RV09_CH   6

#define    TIM1_Period ((u16)280)

```

```

#define TIM1_STPulse ((u16)245)

#define START 0x1A
#define RUN 0x1B
#define STOP 0x1C
#define IDLE 0x1D

#define TIM1_OCMODE_MASK ((u8)0x70)
#define TIM1_OCCE_ENABLE ((u8)0x80)
#define TIM1_OCCE_DISABLE ((u8)0x00)
#define TIM1_OCMODE_TIMING ((u8)0x00)
#define TIM1_OCMODE_ACTIVE ((u8)0x10)
#define TIM1_OCMODE_INACTIVE ((u8)0x20)
#define TIM1_OCMODE_TOGGLE ((u8)0x30)
#define TIM1_FORCE_INACTIVE ((u8)0x40)
#define TIM1_FORCE_ACTIVE ((u8)0x50)
#define TIM1_OCMODE_PWMA ((u8)0x60)
#define TIM1_OCMODE_PWMB ((u8)0x70)
#define CC1_POLARITY_HIGH ((u8)0x02)
#define CC1N_POLARITY_HIGH ((u8)0x08)
#define CC2_POLARITY_HIGH ((u8)0x20)
#define CC2N_POLARITY_HIGH ((u8)0x80)
#define CC1_POLARITY_LOW ((u8)-0x02)
#define CC1N_POLARITY_LOW ((u8)-0x08)
#define CC2_POLARITY_LOW ((u8)-0x20)
#define CC2N_POLARITY_LOW ((u8)-0x80)
#define CC1_OCENABLE ((u8)0x01)
#define CC1N_OCENABLE ((u8)0x04)
#define CC2_OCENABLE ((u8)0x10)
#define CC2N_OCENABLE ((u8)0x40)
#define CC1_OCDISABLE ((u8)-0x01)
#define CC1N_OCDISABLE ((u8)-0x04)
#define CC2_OCDISABLE ((u8)-0x10)
#define CC2N_OCDISABLE ((u8)-0x40)
#define CC3_POLARITY_HIGH ((u8)0x02)
#define CC3N_POLARITY_HIGH ((u8)0x08)
#define CC4_POLARITY_HIGH ((u8)0x20)
#define CC4N_POLARITY_HIGH ((u8)0x80)
#define CC3_POLARITY_LOW ((u8)-0x02)
#define CC3N_POLARITY_LOW ((u8)-0x08)
#define CC4_POLARITY_LOW ((u8)-0x20)
#define CC4N_POLARITY_LOW ((u8)-0x80)
#define CC3_OCENABLE ((u8)0x01)
#define CC3N_OCENABLE ((u8)0x04)
#define CC4_OCENABLE ((u8)0x10)
#define CC4N_OCENABLE ((u8)0x40)
#define CC3_OCDISABLE ((u8)-0x01)
#define CC3N_OCDISABLE ((u8)-0x04)
#define CC4_OCDISABLE ((u8)-0x10)
#define CC4N_OCDISABLE ((u8)-0x40)

```

```
void UART_INIT();
```

```
void DelayXus(unsigned char delayTime);
```

```
void DelayXms(unsigned char delayTime);
```

```
unsigned int ADC_Convert(u8 ch);
```

```
void PWM_Init(void);
```

```
void SPEED_ADJ();
```

```
unsigned char RD_HALL();
```

```
void MOTOR_START();
```

```

void MOTOR_STOP();

unsigned char KEY_detect();

unsigned char Timer0_cnt=0xb0;

unsigned int HA=0;

unsigned int Motor_speed;

unsigned char Motor_sta = IDLE;

unsigned char BRK_occur=0;

unsigned int TIM2_CAP1_y=0;

unsigned int CAP1_avg=0;

unsigned char CAP1_cnt=0;

unsigned long CAP1_sum=0;

void main(void)

```

```

{

    unsigned int temp=0;

    unsigned int ADC_result=0;

    P_SW2= 0x80;

    P1 = 0x00;

    P0M1 = 0x0C;

    P0M0 = 0x01;

    P1M1 = 0xc0;

    P1M0 = 0x3F;

    P2M1 = 0x00;

    P2M0 = 0x38;

    P3M1 = 0x88;

    P3M0 = 0x02;

    ET0=1;

    TR0=0;

    ADCCFG = 0x0f;

    ADC_CONTR = 0x80;

    PWMA_ENO = 0x3F;

    PWMB_ENO = 0x00;

    PWMA_PS

    PWMB_PS

```

//PWMA Output enable
//PWMB output enable
= 0x00; //PWMA pin Choose
= 0xD5; //PWMB pin choose

Output comparison mode $PWMx_duty = [CCRx/(ARR + 1)] * 100$

BMF /*****input PWMB*****/

Time base unit

```

TIM2->PSCRL = 15;
TIM2->ARRH = 0xff;
TIM2->ARRL = 0xff;
TIM2->CCR4H = 0x00;
TIM2->CCR4L = 0x05;

```

// Automatic reloading of registers, counters point

Channel configuration

```

TIM2->CCMR1 = 0xf3;
TIM2->CCMR2 = 0xf1;
TIM2->CCMR3 = 0xf1;
TIM2->CCMR4 = 0x70;
TIM2->CCER1 = 0x11;
TIM2->CCER2 = 0x11;

```

// Channel mode configuration

Mode configuration

```

TIM2->CR2 = 0xf0;
TIM2->CR1 = 0x81;

```



```
TIM2->SMCR = 0x44;
```

Interrupt configuration enable //////////////

```
TIM2->BKR = 0x80;
```

// Main output enabled

```
TIM2->IER = 0x02;
```

// Enable interrupt

```
/******PwMA
```

Control motor commutation

```
////////// Time base unit
```

```
TIM1->PSCRH = 0x00;
```

// Prescaler register

```
TIM1->PSCRL = 0x00;
```

```
TIM1->ARRH = (u8)(TIM1_Period >> 8);
```

```
TIM1->ARRL = (u8)(TIM1_Period);
```

```
////////// Channel configuration
```

```
TIM1->CCMR1 = 0x70;
```

// Channel mode configuration

```
TIM1->CCMR2 = 0x70;
```

```
TIM1->CCMR3 = 0x70;
```

```
TIM1->CCER1 = 0x11;
```

// Configure channel output enable and polarity

```
TIM1->CCER2 = 0x01;
```

// Configure channel output enable and polarity

```
TIM1->OISR = 0xA4;
```

// configuration OE=0 Output level of each channel at the time

```
////////// Mode configuration
```

```
TIM1->CRI = 0xA0;
```

```
TIM1->CR2 = 0x24;
```

```
TIM1->SMCR = 0x20;
```

```
TIM1->BKR = 0x0c;
```

Interrupt configuration enable //////////////

```
TIM1->CRI |= 0x01;
```

// Enable counter

```
EA = 1;
```

```
UART_INIT();
```

```
while (1)
```

```
{
```

```
switch(Motor_sta)
```

```
{
```

```
case START:
```

```
    MOTOR_START();
```

```
    Motor_sta = RUN;
```

```
    for(temp = TIM1_STPulse; temp > ADC_result; temp--)
```

```
    {
```

```
        ADC_result = (ADC_Convert(RV09_CH)/4);
```

```
        TIM1->CCR1H = (u8)(temp >> 8);
```

```
        TIM1->CCR1L = (u8)(temp);
```

```
        TIM1->CCR2H = (u8)(temp >> 8);
```

```
        TIM1->CCR2L = (u8)(temp);
```

```
        TIM1->CCR3H = (u8)(temp >> 8);
```

```
        TIM1->CCR3L = (u8)(temp);
```

```
        DelayXms(10);
```

```
    }
```

```
    break;
```

```
case RUN: // Motor speed regulation
```

```
    SPEED_ADJ();
```

```
    if((BRK_occur == TRUE))
```

```
        Motor_sta = STOP;
```

```
    break;
```

```
case STOP:
```

```
    MOTOR_STOP();
```

```
    Motor_sta = IDLE;
```

```
    break;
```

```
case IDLE:
```

```
    if(KEY_detect()==1)
```

```
        Motor_sta = START;
```

// Start the motor

// Open loop start

```

        BRK_occur = FALSE;
        Motor_speed = 0;
        CAPI_avg = 0;
        CAPI_cnt = 0;
        CAPI_sum = 0;
        break;
    }
}

void TIM0_ISR() interrupt 1
{
    if(Motor_sta == START)
    {
        if(Timer0_cnt<0xe0) Timer0_cnt++;
        TH0=Timer0_cnt;
        switch(HA%6)
        {
            case 0:
                TIM1->CCMR3 &= ~TIM1_OCMODE_MASK;
                TIM1->CCMR3 |= TIM1_FORCE_INACTIVE;
                TIM1->CCMR1 &= ~TIM1_OCMODE_MASK;
                TIM1->CCMR1 |= TIM1_OCMODE_PWMB;
                break;
            case 1:
                TIM1->CCER1 &= CC2N_POLARITY_LOW;
                TIM1->CCER2 |= CC3N_POLARITY_HIGH;
                break;
            case 2:
                TIM1->CCMR1 &= ~TIM1_OCMODE_MASK;
                TIM1->CCMR1 |= TIM1_FORCE_INACTIVE;
                TIM1->CCMR2 &= ~TIM1_OCMODE_MASK;
                TIM1->CCMR2 |= TIM1_OCMODE_PWMB;
                break;
            case 3:
                TIM1->CCER1 |= CC1N_POLARITY_HIGH;
                TIM1->CCER2 &= CC3N_POLARITY_LOW;
                break;
            case 4:
                TIM1->CCMR2 &= ~TIM1_OCMODE_MASK;
                TIM1->CCMR2 |= TIM1_FORCE_INACTIVE;
                TIM1->CCMR3 &= ~TIM1_OCMODE_MASK;
                TIM1->CCMR3 |= TIM1_OCMODE_PWMB;
                break;
            case 5:
                TIM1->CCER1 &= CC1N_POLARITY_LOW;
                TIM1->CCER1 |= CC2N_POLARITY_HIGH;
                break;
        }
        HA++;
    }

    if(Motor_sta == RUN)
    {
        TR0=0;
        switch(RD_HALL())
        {
            case 3:

```

```

    TIM1->CCMR3 &= ~TIM1_OCMODE_MASK;
    TIM1->CCMR3 |= TIM1_FORCE_INACTIVE;
    TIM1->CCMR1 &= ~TIM1_OCMODE_MASK;
    TIM1->CCMR1 |= TIM1_OCMODE_PWMB;

    break;

    case 1:

    TIM1->CCER1 &= CC2N_POLARITY_LOW;
    TIM1->CCER2 |= CC3N_POLARITY_HIGH;

    break;

    case 5:

    TIM1->CCMR1 &= ~TIM1_OCMODE_MASK;
    TIM1->CCMR1 |= TIM1_FORCE_INACTIVE;
    TIM1->CCMR2 &= ~TIM1_OCMODE_MASK;
    TIM1->CCMR2 |= TIM1_OCMODE_PWMB;

    break;

    case 4:

    TIM1->CCER1 |= CC1N_POLARITY_HIGH;
    TIM1->CCER2 &= CC3N_POLARITY_LOW;

    break;

    case 6:

    TIM1->CCMR2 &= ~TIM1_OCMODE_MASK;
    TIM1->CCMR2 |= TIM1_FORCE_INACTIVE;
    TIM1->CCMR3 &= ~TIM1_OCMODE_MASK;
    TIM1->CCMR3 |= TIM1_OCMODE_PWMB;

    break;

    case 2:

    TIM1->CCER1 &= CC1N_POLARITY_LOW;
    TIM1->CCER1 |= CC2N_POLARITY_HIGH;

    break;

    }

}

void PWMA_ISR() interrupt 26
{

    if((TIM1->SR1 & 0x20))
    {

        P0=0;
        CAP1_sum += TIM2_CAP1_v;
        CAP1_cnt++;
        if(CAP1_cnt==128)
        {

            CAP1_cnt=0;
            CAP1_avg = (CAP1_sum>>7);
            CAP1_sum = 0;
            Motor_speed = 500000/CAP1_avg;
        }
        TIM1->SR1 &= ~0x20; //Clear
    }

    if((TIM1->SR1 & 0x80)) //BRK
    {

        BRK_occur = TRUE; //Clear
        TIM1->SR1 &= ~0x80;
    }

}

void PWMB_ISR() interrupt 27
{

    unsigned char ccr_tmp=0;

```

```

if((TIM2->SR1 & 0X02))
{
    ccr_tmp = TIM2->CCR1H;
    if(ccr_tmp>1)
    {
        TIM2_CAP1_v = ccr_tmp;
        TIM2_CAP1_v = (TIM2_CAP1_v<<8) + TIM2->CCR1L;
        if(Motor_sta == RUN) //Commutation
        {
            TR0=1;
            TH0 = 256-(TIM2_CAP1_v>>9);
        }
    }
    TIM2->SR1 &= ~0X02;
}

void UART_INIT()
{
    SCON = 0x50;
    AUXR = 0x40;
    TMOD = 0x20;

    TL1 = 254;
    TH1 = 254;
    // ET1 = 0;
    TR1 = 1;
}

void DelayXus(unsigned char delayTime)
{
    int i = 0;
    while( delayTime--)
    {
        for( i = 0 ; i < 1 ; i++);
    }
}

void DelayXms( unsigned char delayTime )
{
    int i = 0;
    while( delayTime--)
    {
        for( i = 0 ; i < 2 ; i++)
        {
            DelayXus(100);
        }
    }
}

unsigned int ADC_Convert(u8 ch)
{
    u16 res=0;

    ADC_CONTR &= ~0x0f;
    ADC_CONTR |= ch;
    ADC_CONTR |= 0x40;
    DelayXus(1);
}

```

// Software filtering

delay Timing

//8 Bit variable baud rate

1 pattern // The timer is 1T

// Timer as mode 1 0(16) Automatic bit reloading

```

while (! (ADC_CONTR & 0x20));

ADC_CONTR &= ~0x20;

res = ADC_RES;

res = (res<<2)+(ADC_RES<>>6);

if (res < 360) res=360;

if (res > 900) res=900;

return res;
}

```

```

void SPEED_ADJ()
{
    u16 ADC_result;

    ADC_result = (ADC_Convert(RV09_CH)/4);
    TIM1->CCR1H = (u8)(ADC_result >> 8);
    TIM1->CCR1L = (u8)(ADC_result);
    TIM1->CCR2H = (u8)(ADC_result >> 8);
    TIM1->CCR2L = (u8)(ADC_result);
    TIM1->CCR3H = (u8)(ADC_result >> 8);
    TIM1->CCR3L = (u8)(ADC_result);
}

```

```

unsigned char RD_HALL()
{
    unsigned char Hall_sta = 0;

    DelayXus(40);

    (P17)? (Hall_sta|=0x01) : (Hall_sta&=~0x01);
    (P54)? (Hall_sta|=0x02) : (Hall_sta&=~0x02);
    (P33)? (Hall_sta|=0x04) : (Hall_sta&=~0x04);

    return Hall_sta;
}

```

```

void MOTOR_START()
{
    TIM1->CCR1H = (u8)(TIM1_STPulse >> 8); // Counter comparison value
    TIM1->CCR1L = (u8)(TIM1_STPulse);
    TIM1->CCR2H = (u8)(TIM1_STPulse >> 8);
    TIM1->CCR2L = (u8)(TIM1_STPulse);
    TIM1->CCR3H = (u8)(TIM1_STPulse >> 8);
    TIM1->CCR3L = (u8)(TIM1_STPulse);
    TIM1->BKR |= 0x80; // The main output is enabled, which is equivalent to the main switch
    TIM1->IER = 0x00; // Enable interrupt
    TR0 = 1;

    while (HA < 6*20);

    TIM1->IER = 0xa0; // Enable interrupt
}

```

```

void MOTOR_STOP()
{
    TIM1->BKR &= ~0x80;
    TIM1->IER &= ~0x20;
}

```

```
unsigned char KEY_detect()
{
    if(!
    P37) {

        DelayXms(10);
        if(! P37)
        {
            return 1;
        }
    }
    else return 0;
}
else if(! P03)
{
    DelayXms(10);
    if(! P03)
    {
        return 2;
    }
}
else return 0;
}
else return 0;
}
}
```

Quadrature encoder mode 21.8.3

c Language code

```
// The test operating frequency is 11.0592MHz
```

```
#include "reg51.h"
#include "intrins.h"
typedef struct TIM1_struct
{
    volatile unsigned char CR1; /*! < control register 1 */
    volatile unsigned char CR2; /*! < control register 2 */
    volatile unsigned char SMCR; /*! < Synchro mode control register */
    volatile unsigned char ETR; /*! < external trigger register */
    volatile unsigned char IER; /*! < interrupt enable register*/
    volatile unsigned char SR1; /*! < status register 1 */
    volatile unsigned char SR2; /*! < status register 2 */
    volatile unsigned char EGR; /*! < event generation register */
    volatile unsigned char CCMR1; /*! < CC mode register 1 */
    volatile unsigned char CCMR2; /*! < CC mode register 2 */
    volatile unsigned char CCMR3; /*! < CC mode register 3 */
    volatile unsigned char CCMR4; /*! < CC mode register 4 */
    volatile unsigned char CCER1; /*! < CC enable register 1 */
    volatile unsigned char CCER2; /*! < CC enable register 2 */
    volatile unsigned char CNTRH; /*! < counter high */
    volatile unsigned char CNTRL; /*! < counter low */
    volatile unsigned char PSCRH; /*! < prescaler high */
    volatile unsigned char PSCRL; /*! < prescaler low */
    volatile unsigned char ARRH; /*! < auto-reload register high */
    volatile unsigned char ARRL; /*! < auto-reload register low */
    volatile unsigned char RCR; /*! < Repetition Counter register */
    volatile unsigned char CCR1H; /*! < capture/compare register 1 high */
    volatile unsigned char CCR1L; /*! < capture/compare register 1 low */
}
```

```

volatile unsigned char CCR2H; /*! < capture/compare register 2 high */
volatile unsigned char CCR2L; /*! < capture/compare register 2 low */
volatile unsigned char CCR3H; /*! < capture/compare register 3 high */
volatile unsigned char CCR3L; /*! < capture/compare register 3 low */
volatile unsigned char CCR4H; /*! < capture/compare register 3 high */
volatile unsigned char CCR4L; /*! < capture/compare register 3 low */
volatile unsigned char BKR; /*! < Break Register */
volatile unsigned char DTR; /*! < dead-time register */
volatile unsigned char OISR; /*! < Output idle register */

}TIM1_TypeDef;

#define TIM1_BaseAddress 0xFEC0

#define TIM1 ((TIM1_TypeDef*)TIM1_BaseAddress)
#define PWMA_ENO (*(unsigned char volatile *)0xFEB1)
#define PWMA_PS (*(unsigned char volatile *)0xFEB2)

sfr P0M0 = 0x94;
sfr P0M1 = 0x93;
sfr P1M0 = 0x92;
sfr P1M1 = 0x91;
sfr P_SW2 = 0xba;

sbit P03 = P0^3;

unsigned char cnt_H, cnt_L;

void main(void)
{
    P_SW2 = 0x80;

    P1M1 = 0x0f;
    P1M0 = 0x00;

    PWMA_ENO = 0x00;
    PWMA_PS = 0x00;

    TIM1->PSCRH = 0x00;
    TIM1->PSCRL = 0x00;

    TIM1->CCMR1 = 0x21;
    TIM1->CCMR2 = 0x21;

    TIM1->SMCR = 0x03;

    TIM1->CCER1 = 0x55;
    TIM1->CCER2 = 0x55;

    TIM1->IER = 0x02;

    TIM1->CRI |= 0x01;

    EA = 1;

    while (1);
}

/***** PWM Interrupt reading encoder count value *****/
void PWMA_ISR() interrupt 26

```

Configured need to be turned off correspond and equipped with

to //00:PWM at P1

// Prescaler register

// The channel mode is configured as input and connected to the encoder filter

// The channel mode is configured as input and connected to the encoder filter

// Encoder mode:

// Configure channel enable and polarity

// Configure channel enable and polarity

// Enable interrupt

// Enable counter

```

{
    if (TIM1->SR1 & 0X02)
    {
        P03 = ~P03;
        cnt_H = TIM1->CCR1H;
        cnt_L = TIM1->CCR1L;
        TIM1->SR1 &= ~0X02;
    }
}

```

Single pulse mode (trigger control pulse output) 21.8.4

c Language code

// The test operating frequency is 11.0592MHz

```

#include "reg51.h"
#include "intrins.h"
typedef struct TIM1_struct
{
    volatile unsigned char CR1; /*! < control register 1 */
    volatile unsigned char CR2; /*! < control register 2 */
    volatile unsigned char SMCR; /*! < Synchro mode control register */
    volatile unsigned char ETR; /*! < external trigger register */
    volatile unsigned char IER; /*! < interrupt enable register*/
    volatile unsigned char SR1; /*! < status register 1 */
    volatile unsigned char SR2; /*! < status register 2 */
    volatile unsigned char EGR; /*! < event generation register */
    volatile unsigned char CCMR1; /*! < CC mode register 1 */
    volatile unsigned char CCMR2; /*! < CC mode register 2 */
    volatile unsigned char CCMR3; /*! < CC mode register 3 */
    volatile unsigned char CCMR4; /*! < CC mode register 4 */
    volatile unsigned char CCER1; /*! < CC enable register 1 */
    volatile unsigned char CCER2; /*! < CC enable register 2 */
    volatile unsigned char CNTRH; /*! < counter high */
    volatile unsigned char CNTRL; /*! < counter low */
    volatile unsigned char PSCRH; /*! < prescaler high */
    volatile unsigned char PSCRL; /*! < prescaler low */
    volatile unsigned char ARRH; /*! < auto-reload register high */
    volatile unsigned char ARRL; /*! < auto-reload register low */
    volatile unsigned char RCR; /*! < Repetition Counter register */
    volatile unsigned char CCR1H; /*! < capture/compare register 1 high */
    volatile unsigned char CCR1L; /*! < capture/compare register 1 low */
    volatile unsigned char CCR2H; /*! < capture/compare register 2 high */
    volatile unsigned char CCR2L; /*! < capture/compare register 2 low */
    volatile unsigned char CCR3H; /*! < capture/compare register 3 high */
    volatile unsigned char CCR3L; /*! < capture/compare register 3 low */
    volatile unsigned char CCR4H; /*! < capture/compare register 3 high */
    volatile unsigned char CCR4L; /*! < capture/compare register 3 low */
    volatile unsigned char BKR; /*! < Break Register */
    volatile unsigned char DTR; /*! < dead-time register */
    volatile unsigned char OISR; /*! < Output idle register */
}TIM1_TypeDef;

#define TIM1_BaseAddress 0xFEC0

#define TIM1 ((TIM1_TypeDef*)TIM1_BaseAddress)

```



```

#define PWMA_ENO      (*(unsigned char volatile xdata *)0xFE01)
#define PWMA_PS      (*(unsigned char volatile xdata *)0xFE02)

sfr P0M0             = 0x94;
sfr P0M1             = 0x93;
sfr P1M0             = 0x92;
sfr P1M1             = 0x91;
sfr P_SW2           = 0xba;

sbit P03            = P0^3;

void main(void)
{
    P_SW2 = 0x80;

    P0M1 = 0x00;
    P0M0 = 0xFF;
    P1M1 = 0x0c;
    P1M0 = 0xF3;
    PWMA_ENO = 0xF3;
    PWMA_PS = 0x00;

    output PWM //IO
    //00: PWM at P1

    /*****
    PWMx_duty = [CCRx/(ARR + 1)]*100
    *****/

    Need to be turned off correspond and equipped with
    of // Configured to TRGI // Prescaler register
    pin TIM1->PSCRH = 0x00; // Dead time configuration
    TIM1->PSCRL = 0x00; // Channel mode configuration
    TIM1->DTR = 0x00; // Configured as an input channel
    TIM1->CCMR1 = 0x68;
    TIM1->CCMR2 = 0x01;
    TIM1->CCMR3 = 0x68;
    TIM1->CCMR4 = 0x68;

    TIM1->SMCR = 0x66;

    TIM1->ARRH = 0x08; // Automatic reloading of registers, counters point
    TIM1->ARRL = 0x00;

    TIM1->CCR1H = 0x04; // Counter comparison value
    TIM1->CCR1L = 0x00;
    TIM1->CCR2H = 0x02;
    TIM1->CCR2L = 0x00;
    TIM1->CCR3H = 0x01;
    TIM1->CCR3L = 0x00;
    TIM1->CCR4H = 0x01;
    TIM1->CCR4L = 0x00;

    TIM1->CCER1 = 0x55; // Configure channel output enable and polarity
    TIM1->CCER2 = 0x55; // Configure channel output enable and polarity

    TIM1->BKR = 0x80; // The main output is enabled, which is equivalent to the main switch
    TIM1->IER = 0x02; // Enable interrupt
    TIM1->CRI = 0x08; // Single pulse mode
    TIM1->CR1 |= 0x01; // Enable counter

    EA = 1;
}

```

```

    while (1);
}

void PWMA_ISR() interrupt 26
{
    if (TIM1->SR1 & 0X02)
    {
        P03 = ~P03;
        TIM1->SR1 & = ~0X02;
    }
}
}

```

Gated mode (input level enables counter) 21.8.5

c Language code

```

// The test operating frequency is 11.0592MHz

#include "reg51.h"
#include "intrins.h"
typedef struct TIM1_struct
{
    volatile unsigned char CR1; /*! < control register 1 */
    volatile unsigned char CR2; /*! < control register 2 */
    volatile unsigned char SMCR; /*! < Synchro mode control register */
    volatile unsigned char ETR; /*! < external trigger register */
    volatile unsigned char IER; /*! < interrupt enable register*/
    volatile unsigned char SR1; /*! < status register 1 */
    volatile unsigned char SR2; /*! < status register 2 */
    volatile unsigned char EGR; /*! < event generation register */
    volatile unsigned char CCMR1; /*! < CC mode register 1 */
    volatile unsigned char CCMR2; /*! < CC mode register 2 */
    volatile unsigned char CCMR3; /*! < CC mode register 3 */
    volatile unsigned char CCMR4; /*! < CC mode register 4 */
    volatile unsigned char CCER1; /*! < CC enable register 1 */
    volatile unsigned char CCER2; /*! < CC enable register 2 */
    volatile unsigned char CNTRH; /*! < counter high */
    volatile unsigned char CNTRL; /*! < counter low */
    volatile unsigned char PSCRH; /*! < prescaler high */
    volatile unsigned char PSCRL; /*! < prescaler low */
    volatile unsigned char ARRH; /*! < auto-reload register high */
    volatile unsigned char ARRL; /*! < auto-reload register low */
    volatile unsigned char RCR; /*! < Repetition Counter register */
    volatile unsigned char CCR1H; /*! < capture/compare register 1 high */
    volatile unsigned char CCR1L; /*! < capture/compare register 1 low */
    volatile unsigned char CCR2H; /*! < capture/compare register 2 high */
    volatile unsigned char CCR2L; /*! < capture/compare register 2 low */
    volatile unsigned char CCR3H; /*! < capture/compare register 3 high */
    volatile unsigned char CCR3L; /*! < capture/compare register 3 low */
    volatile unsigned char CCR4H; /*! < capture/compare register 3 high */
    volatile unsigned char CCR4L; /*! < capture/compare register 3 low */
    volatile unsigned char BKR; /*! < Break Register */
    volatile unsigned char DTR; /*! < dead-time register */
    volatile unsigned char OISR; /*! < Output idle register */
};

TIM1_TypeDef;

#define TIM1_BaseAddress 0xFEC0

```

```

#define TIM1 ((TIM1_TypeDef.xdata*)TIM1_BaseAddress)
#define PWMA_ENO (*(unsigned char volatile xdata *)0xFEB1)
#define PWMA_PS (*(unsigned char volatile xdata *)0xFEB2)

sfr P0M0 = 0x94;
sfr P0M1 = 0x93;
sfr P1M0 = 0x92;
sfr P1M1 = 0x91;
sfr P3M0 = 0xb2;
sfr P3M1 = 0xb1;
sfr P_SW2 = 0xba;

sbit P03 = P0^3;

void main(void)
{
    P_SW2 = 0x80;

    P0M1 = 0x00;
    P0M0 = 0xFF;
    P1M1 = 0x00;
    P1M0 = 0xFF;
    P3M1 = 0x04;
    P3M0 = 0x00;

    PWMA_ENO = 0xFF;
    PWMA_PS = 0x00;

    output_PWM //IO
    //00: PWM at P1

    /*****
    PWMx_duty = [CCRx/(ARR + 1)]*100
    *****/

    Need to be turned on. Configured to
    pin TIM1->PSCRH = 0x00; // Prescaler register
    TIM1->PSCRL = 0x00; // Dead time configuration
    TIM1->DTR = 0x00; // Channel mode configuration
    TIM1->CCMR1 = 0x68; // Configured as an input channel
    TIM1->CCMR2 = 0x68;
    TIM1->CCMR3 = 0x68;
    TIM1->CCMR4 = 0x68;
    TIM1->SMCR = 0x75; // Gated trigger mode of input
    TIM1->ARRH = 0x08; // Automatic reloading of registers, counters point
    TIM1->ARRL = 0x00;
    TIM1->CCRIH = 0x04;
    TIM1->CCR1L = 0x00; // Counter comparison value
    TIM1->CCR2H = 0x02; //
    TIM1->CCR2L = 0x00; //
    TIM1->CCR3H = 0x01; //
    TIM1->CCR3L = 0x00; //
    TIM1->CCR4H = 0x01; //
    TIM1->CCR4L = 0x00; //
    TIM1->CCER1 = 0x55; // Configure channel output enable and polarity
    TIM1->CCER2 = 0x55; // Configure channel output enable and polarity
    TIM1->BKR = 0x80; // The main output is enabled, which is equivalent to the main switch
}

```

```

TIM1->IER = 0x02; // Enable interrupt

TIM1->CR1 |= 0x01; // Enable counter

EA = 1;
while (1);
}

void PWMA_ISR() interrupt 26
{
    if(TIM1->SR1 & 0X02)
    {
        P03 = ~P03;
        TIM1->SR1 &= ~0X02;
    }
}

```

External clock mode 21.8.6

c Language code

```

// The test operating frequency is 11.0592MHz

#include "reg51. h"
#include "intrins. h"
typedef struct TIM1_struct
{
    volatile unsigned char CR1; //! < control register 1 */
    volatile unsigned char CR2; //! < control register 2 */
    volatile unsigned char SMCR; //! < Synchro mode control register */
    volatile unsigned char ETR; //! < external trigger register */
    volatile unsigned char IER; //! < interrupt enable register*/
    volatile unsigned char SR1; //! < status register 1 */
    volatile unsigned char SR2; //! < status register 2 */
    volatile unsigned char EGR; //! < event generation register */
    volatile unsigned char CCMR1; //! < CC mode register 1 */
    volatile unsigned char CCMR2; //! < CC mode register 2 */
    volatile unsigned char CCMR3; //! < CC mode register 3 */
    volatile unsigned char CCMR4; //! < CC mode register 4 */
    volatile unsigned char CCER1; //! < CC enable register 1 */
    volatile unsigned char CCER2; //! < CC enable register 2 */
    volatile unsigned char CNTRH; //! < counter high */
    volatile unsigned char CNTRL; //! < counter low */
    volatile unsigned char PSCRH; //! < prescaler high */
    volatile unsigned char PSCRL; //! < prescaler low */
    volatile unsigned char ARRH; //! < auto-reload register high */
    volatile unsigned char ARRL; //! < auto-reload register low */
    volatile unsigned char RCR; //! < Repetition Counter register */
    volatile unsigned char CCR1H; //! < capture/compare register 1 high */
    volatile unsigned char CCR1L; //! < capture/compare register 1 low */
    volatile unsigned char CCR2H; //! < capture/compare register 2 high */
    volatile unsigned char CCR2L; //! < capture/compare register 2 low */
    volatile unsigned char CCR3H; //! < capture/compare register 3 high */
    volatile unsigned char CCR3L; //! < capture/compare register 3 low */
    volatile unsigned char CCR4H; //! < capture/compare register 3 high */
    volatile unsigned char CCR4L; //! < capture/compare register 3 low */
    volatile unsigned char BKR; //! < Break Register */
    volatile unsigned char DTR; //! < dead-time register */
}

```

```

volatile unsigned char OISR;                                /*! < Output idle register */
}TIM1_TypeDef;

#define TIM1_BaseAddress 0xFEC0

#define TIM1 ((TIM1_TypeDef*)TIM1_BaseAddress)
#define PWMA_ENO (*(unsigned char volatile xdata *)0xFEB1)
#define PWMA_PS (*(unsigned char volatile xdata *)0xFEB2)

sfr P0M0 = 0x94;
sfr P0M1 = 0x93;
sfr P1M0 = 0x92;
sfr P1M1 = 0x91;
sfr P3M0 = 0xb2;
sfr P3M1 = 0xb1;
sfr P_SW2 = 0xba;

sbit P03 = P0^3;

void main(void)
{
    P_SW2 = 0x80;

    P0M1 = 0x00;
    P0M0 = 0xFF;
    P1M1 = 0x00;
    P1M0 = 0xFF;
    P3M1 = 0x04;
    P3M0 = 0x00;

    PWMA_ENO = 0xFF;
    PWMA_PS = 0x00;

    /******
    PWMx_duty = [CCRx/(ARR + 1)]*100
    *****/

    /* Need to be turned off correspond and equipped with
    of // Configured to TRGI */

    pin TIM1->PSCRH = 0x00;
    TIM1->PSCRL = 0x00;
    TIM1->DTR = 0x00;

    TIM1->CCMR1 = 0x68;
    TIM1->CCMR2 = 0x68;
    TIM1->CCMR3 = 0x68;
    TIM1->CCMR4 = 0x68;

    TIM1->SMCR = 0x77;

    TIM1->ARRH = 0x08;
    TIM1->ARRL = 0x00;

    TIM1->CCR1H = 0x04;
    TIM1->CCR1L = 0x00;
    TIM1->CCR2H = 0x02;
    TIM1->CCR2L = 0x00;
    TIM1->CCR3H = 0x01;
    TIM1->CCR3L = 0x00;
    TIM1->CCR4H = 0x01;
    TIM1->CCR4L = 0x00;

    /* Prescaler register
    /* Dead time configuration
    /* Channel mode configuration
    /* Configured as an input channel
    /* ETRF input
    /* Automatic reloading of registers, counters point
    /* Counter comparison value

```

```

TIM1->CCER1 = 0x55; // Configure channel output enable and polarity
TIM1->CCER2 = 0x55; // Configure channel output enable and polarity

TIM1->BKR = 0x80; // The main output is enabled, which is equivalent to the main switch
TIM1->IER = 0x02; // Enable interrupt
TIM1->CR1 |= 0x01; // Enable counter

EA = 1;
while (1);
}

void PWMA_ISR() interrupt 26
{
    if(TIM1->SR1 & 0X02)
    {
        P03 = ~P03;
        TIM1->SR1 &= ~0X02;
    }
}
}

```

21.8.7 Input capture mode to measure the pulse period (capture rising edge to rising edge or falling edge Along to the falling edge)

C Language code

// The test operating frequency is 11.0592MHz

```

#include "reg51.h"
#include "intrins.h"
typedef struct TIM1_struct
{
    volatile unsigned char CR1; //! < control register 1 */
    volatile unsigned char CR2; //! < control register 2 */
    volatile unsigned char SMCR; //! < Synchro mode control register */
    volatile unsigned char ETR; //! < external trigger register */
    volatile unsigned char IER; //! < interrupt enable register*/
    volatile unsigned char SR1; //! < status register 1 */
    volatile unsigned char SR2; //! < status register 2 */
    volatile unsigned char EGR; //! < event generation register */
    volatile unsigned char CCMR1; //! < CC mode register 1 */
    volatile unsigned char CCMR2; //! < CC mode register 2 */
    volatile unsigned char CCMR3; //! < CC mode register 3 */
    volatile unsigned char CCMR4; //! < CC mode register 4 */
    volatile unsigned char CCER1; //! < CC enable register 1 */
    volatile unsigned char CCER2; //! < CC enable register 2 */
    volatile unsigned char CNTRH; //! < counter high */
    volatile unsigned char CNTRL; //! < counter low */
    volatile unsigned char PSCRH; //! < prescaler high */
    volatile unsigned char PSCRL; //! < prescaler low */
    volatile unsigned char ARRH; //! < auto-reload register high */
    volatile unsigned char ARRL; //! < auto-reload register low */
    volatile unsigned char RCR; //! < Repetition Counter register */
    volatile unsigned char CCR1H; //! < capture/compare register 1 high */
    volatile unsigned char CCR1L; //! < capture/compare register 1 low */
    volatile unsigned char CCR2H; //! < capture/compare register 2 high */
}

```

```

volatile unsigned char CCR2L; /*! < capture/compare register 2 low */
volatile unsigned char CCR3H; /*! < capture/compare register 3 high */
volatile unsigned char CCR3L; /*! < capture/compare register 3 low */
volatile unsigned char CCR4H; /*! < capture/compare register 3 high */
volatile unsigned char CCR4L; /*! < capture/compare register 3 low */
volatile unsigned char BKR; /*! < Break Register */
volatile unsigned char DTR; /*! < dead-time register */
volatile unsigned char OISR; /*! < Output idle register */

}TIM1_TypeDef;

#define TIM1_BaseAddress 0xFEC0

#define TIM1 ((TIM1_TypeDef)xdata*)TIM1_BaseAddress
#define PWMA_ENO (*(unsigned char volatile xdata *)0xFEB1)
#define PWMA_PS (*(unsigned char volatile xdata *)0xFEB2)

sfr P0M0 = 0x94;
sfr P0M1 = 0x93;
sfr P1M0 = 0x92;
sfr P1M1 = 0x91;
sfr P3M0 = 0xb2;
sfr P3M1 = 0xb1;
sfr P_SW2 = 0xba;

sbit P03 = P0^3;

int cap;

void main(void)
{
    P_SW2 = 0x80;

    P0M1 = 0x00;
    P0M0 = 0xFF;
    P1M1 = 0x0c;
    P1M0 = 0xF3;
    PWMA_ENO = 0xF3;
    PWMA_PS = 0x00;

    output PWM //IO
    //00: PWM at P1

    Need to be turned off correspond and equipped with
    of /° Configured to TRGI

    pin TIM1->PSCRH = 0x00;
    TIM1->PSCRL = 0x00;
    TIM1->DTR = 0x00;

    TIM1->CCMR1 = 0x68;
    TIM1->CCMR2 = 0x01;
    TIM1->CCMR3 = 0x68;
    TIM1->CCMR4 = 0x68;

    TIM1->SMCR = 0x66;

    TIM1->CCER1 = 0x55;
    TIM1->CCER2 = 0x55;

    TIM1->IER = 0x04;

    TIM1->CR1 |= 0x01;

    // Prescaler register
    // Dead time configuration
    // Channel mode configuration
    // Configured as an input channel
    // Configure channel output enable and polarity
    // Configure channel output enable and polarity
    // Enable interrupt
    // Enable counter

```

```

EA = 1;
while (1);
}

/* Channel input, capture data through CCR2H / TIM1-> CCR2L read */
void PWMA_ISR() interrupt 26
{
    if(TIM1->SR1 & 0X02)
    {
        P03 = ~P03;
        TIM1->SR1 &= ~0X02;
    }
    if(TIM1->SR1 & 0X04)
    {
        P03 = ~P03;
        cap = TIM1-> CCR2H; //read CCR2H
        cap = (cap << 8) + TIM1-> CCR2L; //read CCR2L
        TIM1->SR1 &= ~0X04;
    }
}
}

```

Input capture mode to measure pulse high-level width (capture rising edge to fall

c Language code

```

// The test operating frequency is 11.0592MHz
#include "reg51.h"
#include "intrins.h"

sfr P_SW2 = 0xba;
sfr P1M0 = 0x92;
sfr P1M1 = 0x91;
sfr P3M0 = 0xb2;
sfr P3M1 = 0xb1;
sfr P5M0 = 0xca;
sfr P5M1 = 0xc9;

#define PWMA_CR1
#define PWMA_IER (* (unsigned char volatile xdata *) 0xfec0)
#define PWMA_SR1 (* (unsigned char volatile xdata *) 0xfec4)
#define PWMA_CCMR1 (* (unsigned char volatile xdata *) 0xfec8)
#define PWMA_CCMR2 (* (unsigned char volatile xdata *) 0xfec9)
#define PWMA_CCER1 (* (unsigned char volatile xdata *) 0xfeca)
#define PWMA_CCR1 (* (unsigned int volatile xdata *) 0xfed5)
#define PWMA_CCR2 (* (unsigned int volatile xdata *) 0xfed7)

void main()
{
    P1M0 = 0x00;
    P1M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    P_SW2 = 0x80;

    PWMA_CCER1 = 0x00; //CCI capture TIM Rising edge, CC2 capture TIM Falling edge
}

```



```

    PWMA_CCMR1 = 0x01; //CC1 Is the input mode And mapped Up
    PWMA_CCMR2 = 0x02; //CC2 to input mode And mapped to up
    PWMA_CCER1 = 0x11; //Enable CCI/CC2 Capture function on
    PWMA_CCER1 |= 0x00; // Set the capture polarity to The rising edge of cC1
    PWMA_CCER1 |= 0x20; // Set the capture polarity to The falling edge of
    PWMA_CR1 = 0x01;

    PWMA_IER = 0x04; //Enable CC2 Capture interrupt
    EA = 1;

    while (1);
}

void PWMA_ISR() interrupt 26
{
    unsigned int cnt;

    if (PWMA_SRI & 0x04)
    {
        PWMA_SRI &= ~0x04;

        cnt = PWMA_CCR2 - PWMA_CCR1; // The difference is the high-level width
    }
}

```

Input capture mode to measure the low-level width of the pulse (capture the falling

c Language code

```

// The test operating frequency is 11.0592MHz

#include "reg51. h"
#include "intrins. h"

sfr          P_SW2          = 0xba;
sfr P1M0     = 0x92;
sfr P1M1     = 0x91;
sfr P3M0     = 0xb2;
sfr P3M1     = 0xb1;
sfr P5M0     = 0xca;
sfr P5M1     = 0xc9;

#define PWMA_CR1
#define PWMA_IER          (*(unsigned char volatile xdata *)0xfec0)
#define PWMA_SRI          (*(unsigned char volatile xdata *)0xfec4)
#define PWMA_CCMR1        (*(unsigned char volatile xdata *)0xfec8)
#define PWMA_CCMR2        (*(unsigned char volatile xdata *)0xfec9)
#define PWMA_CCER1        (*(unsigned char volatile xdata *)0xfec5)
#define PWMA_CCR1         (*(unsigned int volatile xdata *)0xfed5)
#define PWMA_CCR2         (*(unsigned int volatile xdata *)0xfed7)

void main()
{
    P1M0 = 0x00;
    P1M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
}

```

```

P_SW2 = 0x80;

//CC1 capture TTI Rising edge, CC2 capture TTI Falling edge

PWMA_CCER1 = 0x00;
PWMA_CCMR1 = 0x01;
PWMA_CCMR2 = 0x02;
PWMA_CCER1 = 0x11;
PWMA_CCER1 |= 0x00;
PWMA_CCER1 |= 0x20;
PWMA_CR1 = 0x01;

//CC1 Is the input mode And mapped Up
//CC2 to input mode And mapped to up
//Enable CCI/CC2 Capture function on
//Set the capture polarity to the rising edge of CCI
//Set the capture polarity to the falling edge of

PWMA_IER = 0x02;
EA = 1;

while (1);
}

void PWMA_ISR() interrupt 26
{
    unsigned int cnt;

    if (PWMA_SRI & 0x02)
    {
        PWMA_SRI &= ~0x02;

        cnt = PWMA_CCR1 - PWMA_CCR2;
        // The difference is the low-level width
    }
}

```

21.8.10 Input capture mode simultaneously measures pulse period and duty cycle

Note: Only

PWM1P

PWM2P

PWM5 PWM6

Only on these ports can the cycle and duty cycle be measured at the same time

c Language code

The test operating frequency is 11.0592MHz;

```

#include "reg51.h"
#include "intrins.h"

sfr
    P_SW2          = 0xba;
sfr P1M0          = 0x92;
sfr P1M1          = 0x91;
sfr P3M0          = 0xb2;
sfr P3M1          = 0xb1;
sfr P5M0          = 0xca;
sfr P5M1          = 0xc9;

#define PWMA_CR1

#define          (*(unsigned char volatile xdata *)0xfec0)
#define PWMA_SMCR          (*(unsigned char volatile xdata *)0xfec2)
#define PWMA_IER          (*(unsigned char volatile xdata *)0xfec4)
#define PWMA_SRI          (*(unsigned char volatile xdata *)0xfec5)
#define          (*(unsigned char volatile xdata *)0xfec8)
#define PWMA_CCMR1          (*(unsigned char volatile xdata *)0xfec9)
#define PWMA_CCMR2          (*(unsigned char volatile xdata *)0xfec9)
#define PWMA_CCER1          (*(unsigned char volatile xdata *)0xfec9)
#define PWMA_CCR1          (*(unsigned int volatile xdata *)0xfed5)
#define PWMA_CCR2          (*(unsigned int volatile xdata *)0xfed7)

void main()

```

```

{
    P1M0 = 0x00;
    P1M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    P_SW2 = 0x80;

    //CC1      Rising edge capture/TI1      Falling edge
    //CC1      Capture cycle width, Capture high-level width

    PWMA_CCER1 = 0x00;
    PWMA_CCMR1 = 0x01;
    PWMA_CCMR2 = 0x02;
    PWMA_CCER1 = 0x11;
    PWMA_CCER1 |= 0x00;
    PWMA_CCER1 |= 0x20;
    PWMA_SMCR = 0x54;
    PWMA_CR1 = 0x01;

    //CC1      Is the input mode, And mapped up
    //CC2      to input mode, And mapped to up
    //Enable CCI/CC2      Capture function on
    //Set the capture polarity to the rising edge of cci
    //Set the capture polarity to falling edge of
    //TS=TI1FP1,SMS=TI1      Rising edge reset mode

    PWMA_IER = 0x06;
    EA = 1;

    while (1);
}

void PWMA_ISR() interrupt 26
{
    unsigned int cnt;

    if (PWMA_SRI & 0x02)
    {
        PWMA_SRI &= ~0x02;

        cnt = PWMA_CCR1;
    }
    if (PWMA_SRI & 0x04)
    {
        PWMA_SRI &= ~0x04;

        cnt = PWMA_CCR2;
    }
}

```

21.8.11 With dead zone control PWM Complementary output

Language code

The test operating frequency is

11.0592MHz

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```
typedef struct TIM1_struct
```

```
{
```

```
volatile unsigned char CR1;
```

```
/*! < control register 1 */
```

```
volatile unsigned char CR2;
```

```
/*! < control register 2 */
```

```

volatile unsigned char SMCR; /*! < Synchro mode control register */
volatile unsigned char ETR; /*! < external trigger register */
volatile unsigned char IER; /*! < interrupt enable register*/
volatile unsigned char SR1; /*! < status register 1 */
volatile unsigned char SR2; /*! < status register 2 */
volatile unsigned char EGR; /*! < event generation register */
volatile unsigned char CCMR1; /*! < CC mode register 1 */
volatile unsigned char CCMR2; /*! < CC mode register 2 */
volatile unsigned char CCMR3; /*! < CC mode register 3 */
volatile unsigned char CCMR4; /*! < CC mode register 4 */
volatile unsigned char CCER1; /*! < CC enable register 1 */
volatile unsigned char CCER2; /*! < CC enable register 2 */
volatile unsigned char CNTRH; /*! < counter high */
volatile unsigned char CNTRL; /*! < counter low */
volatile unsigned char PSCRH; /*! < prescaler high */
volatile unsigned char PSCLR; /*! < prescaler low */
volatile unsigned char ARRH; /*! < auto-reload register high */
volatile unsigned char ARRL; /*! < auto-reload register low */
volatile unsigned char RCR; /*! < Repetition Counter register */
volatile unsigned char CCR1H; /*! < capture/compare register 1 high */
volatile unsigned char CCR1L; /*! < capture/compare register 1 low */
volatile unsigned char CCR2H; /*! < capture/compare register 2 high */
volatile unsigned char CCR2L; /*! < capture/compare register 2 low */
volatile unsigned char CCR3H; /*! < capture/compare register 3 high */
volatile unsigned char CCR3L; /*! < capture/compare register 3 low */
volatile unsigned char CCR4H; /*! < capture/compare register 3 high */
volatile unsigned char CCR4L; /*! < capture/compare register 3 low */
volatile unsigned char BKR; /*! < Break Register */
volatile unsigned char DTR; /*! < dead-time register */
volatile unsigned char OISR; /*! < Output idle register */

```

```

}TIM1_TypeDef;

```

```

#define TIM1_BaseAddress 0xFEC0

#define TIM1 ((TIM1_TypeDef)xdata*)TIM1_BaseAddress
#define PWMA_ENO (*(unsigned char volatile xdata *)0xFEB1)
#define PWMA_PS (*(unsigned char volatile xdata *)0xFEB2)

```

```

sfr P0M0 = 0x94;
sfr P0M1 = 0x93;
sfr P1M0 = 0x92;
sfr P1M1 = 0x91;
sfr P3M0 = 0xb2;
sfr P3M1 = 0xb1;
sfr P_SW2 = 0xba;

```

```

sbit P03 = P0^3;

```

```

void main(void)
{

```

```

    P_SW2 = 0x80;

```

```

    P0M1 = 0x00;

```

```

    P0M0 = 0xFF;

```

```

    P1M1 = 0x00;

```

```

    P1M0 = 0xFF;

```

```

    PWMA_ENO = 0xFF;

```

```

    PWMA_PS = 0x00;

```

```

    output PWM //IO
    //00:PWM at P1

```

```

/*****
PWMx_duty = [CCRx/(ARR + 1)] * 100
*****/

```

```
TIM1->PSCRH = 0x00;
```

```
// Prescaler register
```

```
TIM1->PSCRL = 0x00;
```

```
// Dead time configuration
```

```
TIM1->DTR = 0x00;
```

```
// Channel mode configuration
```

```
TIM1->CCMR1 = 0x68;
```

```
TIM1->CCMR2 = 0x68;
```

```
TIM1->CCMR3 = 0x68;
```

```
TIM1->CCMR4 = 0x68;
```

```
TIM1->ARRH = 0x08;
```

```
// Automatic reloading of registers, counters point
```

```
TIM1->ARRL = 0x00;
```

```
TIM1->CCR1H = 0x04;
```

```
// Counter comparison value
```

```
TIM1->CCR1L = 0x00;
```

```
TIM1->CCR2H = 0x02;
```

```
TIM1->CCR2L = 0x00;
```

```
TIM1->CCR3H = 0x01;
```

```
TIM1->CCR3L = 0x00;
```

```
TIM1->CCR4H = 0x01;
```

```
TIM1->CCR4L = 0x00;
```

```
TIM1->CCER1 = 0x55;
```

```
// Configure channel output enable and polarity
```

```
TIM1->CCER2 = 0x55;
```

```
// Configure channel output enable and polarity
```

```
TIM1->BKR = 0x80;
```

```
// The main output is enabled, which is equivalent to the main switch
```

```
TIM1->IER = 0x02;
```

```
// Enable interrupt
```

```
TIM1->CR1 = 0x01;
```

```
// Enable counter
```

```
EA = 1;
```

```
while (1);
```

```
}
```

```
void PWMA_ISR() interrupt 26
```

```
{
```

```
if(TIM1->SR1 & 0X02)
```

```
{
```

```
P03 = ~P03;
```

```
TIM1->SR1 &= ~0X02;
```

```
}
```

```
}
```

21.8.12 PWM

The port does external interrupts (falling edge interrupts or rising edge interrupts)

Language code c

```
// The test operating frequency is 11.0592MHz
```

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```
#define
```

```
PWMA_CRI
```

```
(* (unsigned char volatile xdata *) 0xfec0)
```

```
#define PWMA_IER
```

```
(* (unsigned char volatile xdata *) 0xfec4)
```

```
#define PWMA_SRI
```

```
(* (unsigned char volatile xdata *) 0xfec5)
```

```
#define
```

```
PWMA_CCMR1
```

```
(* (unsigned char volatile xdata *) 0xfec8)
```

```

#define PWMA_CCER1 (*(unsigned char volatile xdata *)0xfec0)

sfr P0M0 = 0x94;
sfr P0M1 = 0x93;
sfr P1M0 = 0x92;
sfr P1M1 = 0x91;
sfr P3M0 = 0xb2;
sfr P3M1 = 0xb1;

sfr P_SW2 = 0xba;

sbit P37 = P3^7;

void main(void)
{
    P_SW2 = 0x80;

    P1M1 = 0x00;
    P1M0 = 0x00;
    P3M1 = 0x00;
    P3M0 = 0x00;
    P_SW2 = 0x80;

    PWMA_CCER1 = 0x00;
    PWMA_CCMR1 = 0x01;
    PWMA_CCER1 = 0x01;
    PWMA_CCER1 |= 0x00;
    // PWMA_CCER1 |= 0x02;
    PWMA_CR1 = 0x01;
    PWMA_IER = 0x02;
    EA = 1;

    while (1);
}

void PWMA_ISR() interrupt 26
{
    if(PWMA_SRI & 0X02)
    {
        P37 = ~P37;
        PWMA_SRI &= ~0X02;
    }
}

```

Rising edge falling edge) //capture PWMIP
 Is the input mode, And mapped to T11FP1
 //CCI Enable CCI Capture function on
 Set the capture polarity to the rising edge of CCI
 Set the capture polarity to the falling edge of CCI

21.8.13 Output waveforms of any period and any duty cycle

c Language code

```

// The test operating frequency is
// 11.0592MHz

```

```

#include "reg51.h"

```

```

#include "intrins.h"

```

```

sfr P_SW2 = 0xba;

```

```

#define PWMA_CCER1 (*(unsigned char volatile xdata *)0xfec0)

```

```

#define PWMA_CCMR1      (*(unsigned char volatile xdata *)0xfec8)
#define PWMA_ENO        (*(unsigned char volatile xdata *)0xfef1)
#define PWMA_BKR        (*(unsigned char volatile xdata *)0xfedd)
#define PWMA_CCR1       (*(unsigned int volatile xdata *)0xfed5)
#define PWMA_ARR        (*(unsigned int volatile xdata *)0xfed2)
#define PWMA_CR1        (*(unsigned char volatile xdata *)0xfec0)

```

```

sfr P0M1      = 0x93;
sfr P0M0      = 0x94;
sfr P1M1      = 0x91;
sfr P1M0      = 0x92;
sfr P2M1      = 0x95;
sfr P2M0      = 0x96;
sfr P3M1      = 0xb1;
sfr P3M0      = 0xb2;
sfr P4M1      = 0xb3;
sfr P4M0      = 0xb4;
sfr P5M1      = 0xc9;
sfr P5M0      = 0xca;

```

```
void main()
{

```

```

    P0M0 = 0x00;
    P0M1 = 0x00;
    P1M0 = 0x00;
    P1M1 = 0x00;
    P2M0 = 0x00;
    P2M1 = 0x00;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P4M0 = 0x00;
    P4M1 = 0x00;
    P5M0 = 0x00;
    P5M1 = 0x00;
    P_SW2 = 0x80;

```

```

    PWMA_CCER1 = 0x00;
    PWMA_CCMR1 = 0x60;
    PWMA_CCER1 = 0x01;
    PWMA_CCR1 = 100;
    PWMA_ARR = 500;
    PWMA_ENO = 0x01;
    PWMA_BKR = 0x80;
    PWMA_CR1 = 0x01;

```

```

    while (1);
}

```

Must be cleared **CCERx** **Close the channel**

Set up to output mode before

Enable CCI CCI

channel

Set the duty cycle time

Set cycle time enable port output

Enable main output

Start timing

21.8.14 use PWM of CEN Start PWMA Timer, triggered in real time ADC

Language code c

```
// The test operating frequency is 11.0592MHz
```

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```

#define PWMA_CR1      (*(unsigned char volatile xdata *)0xfec0)
#define PWMA_CR2      (*(unsigned char volatile xdata *)0xfec1)
#define PWMA_IER      (*(unsigned char volatile xdata *)0xfec4)
#define PWMA_SR1      (*(unsigned char volatile xdata *)0xfec5)
#define PWMA_CCMR1    (*(unsigned char volatile xdata *)0xfec8)
#define PWMA_CCER1    (*(unsigned char volatile xdata *)0xfec9)
#define PWMA_ARR      (*(unsigned int volatile xdata *)0xfed2)

sfr P0M0              = 0x94;
sfr P0M1              = 0x93;
sfr P1M0              = 0x92;
sfr P1M1              = 0x91;
sfr P3M0              = 0xb2;
sfr P3M1              = 0xb1;

sfr P_SW2             = 0xba;

sfr ADC_CONTR         = 0xbc;
#define ADC_POWER      0x80
#define ADC_START      0x40
#define ADC_FLAG       0x20
#define ADC_EPWMT      0x10
sfr ADC_RES           = 0xd;
sfr ADC_RESL          = 0xc;

sbit EADC             = IE^5;

void delay()
{
    int i;
    for (i=0; i<100; i++);
}

void main()
{
    P1M0 = 0x00;
    P1M1 = 0x01;
    P3M0 = 0x00;
    P3M1 = 0x00;
    P_SW2 |= 0x80;

    ADC_CONTR = ADC_POWER | ADC_EPWMT | 0;
    delay();
    EADC = 1;

    PWMA_CR2 = 0x10;
    PWMA_ARR = 5000;
    PWMA_IER = 0x01;
    PWMA_CR1 = 0x01;
    EA = 1;

    while (1);
}

void ADC_ISR() interrupt 5
{
    ADC_CONTR &= ~ADC_FLAG;
}

```

//choose P1.0 for ADC Input channel
//wait ADC Stable power supply
//CEN The signal is TRGO, Can be used to trigger
//Set up CEN Start PWMA Timer, triggered in real time


```

}

void PWMA_ISR() interrupt 26
{
    if(PWMA_SRI & 0x01)
    {
        PWMA_SRI &= ~0x01;
    }
}

```

use PWM 21.8.15 Bit implementation Reference circuit diagram of

Advanced series of microcontrollers

STC12H

PWM

Timer can output bits of 16 PWM

The waveform can be generated after two stages of low-pass filter

Bit of DAC

Signal, by adjusting

PWM

The high-level duty cycle of the waveform can be achieved

Signal change


The application circuit diagram is shown in

Show that the output of

The signal can be input to

ADC

Perform feedback measurements.



21.8.16

Achieve complementarity

use PWM
Timer advanced PWM

PWM2P/PWM2N

PWM4P/PWM4NPWM3P/PWM3N

Each channel

Can independently realize Output, or pairwise complementary symmetrical output. Demo use

Produce complementary PWMIP · PWMIN

the master clock to select

Clock selection

PWM cycle 2400, Dead zone 12

A clock

(0.5us)

For sine wave meters, point,

the output sine wave frequency PWM 20KHz?

This program is just a

SPWM

The demonstration program, the user can modify it through the above calculation method

amplitude. The output frequency of this program is fixed. If the frequency conversion is required, the user is requested to design the frequency

Language code

The test operating frequency is 24MHz

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```
#define MAIN_Fosc 2400000L
```

Define the master clock

```
typedef unsigned char
```

```
typedef unsigned int u8;
```

```
typedef unsigned long u16;
```

```
typedef unsigned long u32;
```

```
sfr TH2
```

```
sfr TL2 = 0xD6;
```

```
sfr IE2 = 0xD7;
```

```
sfr INT_CLKO = 0xAF;
```

```
sfr AUXR = 0x8F;
```

```
sfr AUXR = 0x8E;
```

```
sfr P_SW1 = 0x42;
```

```

sfr      P_SW2          =      0xBA;

sfr      P4             =      0xC0;
sfr      P5             =      0xC8;
sfr      P6             =      0xE8;
sfr      P7             =      0xF8;
sfr      P1M1          =      0x91;
sfr      P1M0          =      0x92;
sfr      P0M1          =      0x93;
sfr      P0M0          =      0x94;
sfr      P2M1          =      0x95;
sfr      P2M0          =      0x96;
sfr      P3M1          =      0xB1;
sfr      P3M0          =      0xB2;
sfr      P4M1          =      0xB3;
sfr      P4M0          =      0xB4;
sfr      P5M1          =      0xC9;
sfr      P5M0          =      0xCA;
sfr      P6M1          =      0xCB;
sfr      P6M0          =      0xCC;
sfr      P7M1          =      0xE1;
sfr      P7M0          =      0xE2;

```

User-defined macro

```

#define      PWMA_ENO          (*(unsigned char volatile xdata *) 0xFEB1)
#define      PWMA_PS          (*(unsigned char volatile xdata *) 0xFEB2)
#define      PWMB_ENO          (*(unsigned char volatile xdata *) 0xFEB5)
#define      PWMB_PS          (*(unsigned char volatile xdata *) 0xFEB6)

#define      PWMA_CR1          (*(unsigned char volatile xdata *) 0xFEC0)
#define      PWMA_CR2          (*(unsigned char volatile xdata *) 0xFEC1)
#define      PWMA_SMCRR          (*(unsigned char volatile xdata *) 0xFEC2)
#define      PWMA_ETR          (*(unsigned char volatile xdata *) 0xFEC3)
#define      PWMA_IER          (*(unsigned char volatile xdata *) 0xFEC4)
#define      PWMA_SRI          (*(unsigned char volatile xdata *) 0xFEC5)
#define      PWMA_SR2          (*(unsigned char volatile xdata *) 0xFEC6)
#define      PWMA_EGR          (*(unsigned char volatile xdata *) 0xFEC7)
#define      PWMA_CCMR1          (*(unsigned char volatile xdata *) 0xFEC8)
#define      PWMA_CCMR2          (*(unsigned char volatile xdata *) 0xFEC9)
#define      PWMA_CCMR3          (*(unsigned char volatile xdata *) 0xFECA)
#define      PWMA_CCMR4          (*(unsigned char volatile xdata *) 0xFECB)
#define      PWMA_CCER1          (*(unsigned char volatile xdata *) 0xFECC)
#define      PWMA_CCER2          (*(unsigned char volatile xdata *) 0xFECD)
#define      PWMA_CNTRH          (*(unsigned char volatile xdata *) 0xFECE)
#define      PWMA_CNTRL          (*(unsigned char volatile xdata *) 0xFECF)
#define      PWMA_PSCRH          (*(unsigned char volatile xdata *) 0xFED0)
#define      PWMA_PSCRL          (*(unsigned char volatile xdata *) 0xFED1)
#define      PWMA_ARRH          (*(unsigned char volatile xdata *) 0xFED2)
#define      PWMA_ARRL          (*(unsigned char volatile xdata *) 0xFED3)
#define      PWMA_RCR          (*(unsigned char volatile xdata *) 0xFED4)
#define      PWMA_CCR1H          (*(unsigned char volatile xdata *) 0xFED5)
#define      PWMA_CCR1L          (*(unsigned char volatile xdata *) 0xFED6)
#define      PWMA_CCR2H          (*(unsigned char volatile xdata *) 0xFED7)
#define      PWMA_CCR2L          (*(unsigned char volatile xdata *) 0xFED8)
#define      PWMA_CCR3H          (*(unsigned char volatile xdata *) 0xFED9)
#define      PWMA_CCR3L          (*(unsigned char volatile xdata *) 0xFEDA)
#define      PWMA_CCR4H          (*(unsigned char volatile xdata *) 0xFEDB)
#define      PWMA_CCR4L          (*(unsigned char volatile xdata *) 0xFEDC)

```

```
#define PWMA_BKR      (*(unsigned char volatile xdata *) 0xFEDD)
#define PWMA_DTR      (*(unsigned char volatile xdata *) 0xFEDE)
#define PWMA_OISR     (*(unsigned char volatile xdata *) 0xFEDF)
```

/*-----*/

```
#define PWMA_1        0x00 //P:P1.0 N:P1.1
#define PWMA_2        0x01 //P:P2.0 N:P2.1
#define PWMA_3        0x02 //P:P6.0 N:P6.1
```

```
#define PWMB_1        0x00 //P:P1.3//P:P1.2/P5.4
#define PWMB_2        0x04 //P:P2.2 N:P2.3
#define PWMB_3        0x08 //P:P6.2 N:P6.3
```

```
#define PWM3_1        0x00 //P:P1.4 N:P1.5
#define PWM3_2        0x10 //P:P2.4 N:P2.5
#define PWM3_3        0x20 //P:P6.4 N:P6.5
```

```
#define PWM4_1        0x00 //P:P1.6 N:P1.7
#define PWM4_2        0x40 //P:P2.6 N:P2.7
#define PWM4_3        0x80 //P:P6.6 N:P6.7
#define PWM4_4        0xC0 //P:P3.4 N:P3.3
```

```
#define ENO1P        0x01
#define ENO1N        0x02
#define ENO2P        0x04
#define ENO2N        0x08
#define ENO3P        0x10
#define ENO3N        0x20
#define ENO4P        0x40
#define ENO4N        0x80
```

/*----- Local variable declaration -----*/

```
unsigned int code T_SinTable[]=
{
    1220, 1256, 1292, 1328, 1364, 1400, 1435, 1471,
    1506, 1541, 1575, 1610, 1643, 1677, 1710, 1742,
    1774, 1805, 1836, 1866, 1896, 1925, 1953, 1981,
    2007, 2033, 2058, 2083, 2106, 2129, 2150, 2171,
    2191, 2210, 2228, 2245, 2261, 2275, 2289, 2302,
    2314, 2324, 2334, 2342, 2350, 2356, 2361, 2365,
    2368, 2369, 2370, 2369, 2368, 2365, 2361, 2356,
    2350, 2342, 2334, 2324, 2314, 2302, 2289, 2275,
    2261, 2245, 2228, 2210, 2191, 2171, 2150, 2129,
    2106, 2083, 2058, 2033, 2007, 1981, 1953, 1925,
    1896, 1866, 1836, 1805, 1774, 1742, 1710, 1677,
    1643, 1610, 1575, 1541, 1506, 1471, 1435, 1400,
    1364, 1328, 1292, 1256, 1220, 1184, 1148, 1112,
    1076, 1040, 1005, 899, 865, 830,
    969, 934,
    797, 763, 730, 698, 666, 635, 604, 574,
    544, 515, 487, 459, 433, 407, 382, 357,
    334, 311, 290, 269, 249, 230, 212, 195,
    179, 165, 151, 138, 126, 116, 106, 98,
    90, 84, 79, 75, 72, 71, 70, 71,
    72, 75, 79, 84, 90, 98, 106, 116,
    126, 138, 151, 165, 179, 195, 212, 230,
    249, 269, 290, 311, 334, 357, 382, 407,
    433, 459, 487, 515, 544, 574, 604, 635,
```

666, 698, 730, 763, 797, 830, 865, 899,
934, 969, 1005, 1040, 1076, 1112, 1148, 1184,

};

u16 PWMA_Duty;

u8 PWM_Index;

//SPWM Look-up table index

/***** Main function *****/

void main(void)

{

```

P0M1 = 0;    P0M0 = 0;    //Set to prevail two-way port
P1M1 = 0;    P1M0 = 0;    //Set to prevail two-way port
P2M1 = 0;    P2M0 = 0;    //Set to prevail two-way port
P3M1 = 0;    P3M0 = 0;    //Set to prevail two-way port
P4M1 = 0;    P4M0 = 0;    //Set to prevail two-way port
P5M1 = 0;    P5M0 = 0;    //Set to prevail two-way port
P6M1 = 0;    P6M0 = 0;    //Set to prevail two-way port
P7M1 = 0;    P7M0 = 0;    //Set to prevail two-way port

```

PWMA_Duty = 1220;

P_SW2 |= 0x80;

PWMA_CCER1 = 0x00;

//write CCMRx Must be cleared before Close the channel

PWMA_CCER2 = 0x00;

PWMA_CCMR1 = 0x60;

// Channel mode configuration

// PWMA_CCMR2 = 0x60;

// PWMA_CCMR3 = 0x60;

// PWMA_CCMR4 = 0x60;

PWMA_CCER1 = 0x05;

// Configure channel output enable and polarity

// PWMA_CCER2 = 0x55;

PWMA_ARRH = 0x09;

//Set cycle time

PWMA_ARRL = 0x60;

PWMA_CCR1H = (u8)(PWMA_Duty >> 8);

//Set the duty cycle time

PWMA_CCR1L = (u8)(PWMA_Duty);

PWMA_DTR = 0x0C;

//Set dead time

PWMA_ENO = 0x00;

PWMA_ENO |= ENO1P;

// Enable output

PWMA_ENO |= ENO1N;

// Enable output

// PWMA_ENO |= ENO2P;

// Enable output

// PWMA_ENO |= ENO2N;

// Enable output

// PWMA_ENO |= ENO3P;

// Enable output

// PWMA_ENO |= ENO3N;

// Enable output

// PWMA_ENO |= ENO4P;

// Enable output

// PWMA_ENO |= ENO4N;

// Enable output

PWMA_PS = 0x00;

//Advanced PWM Channel output pin selection bit

PWMA_PS = PWMA_3;

//choose PWMA_3 Channel

// PWMA_PS = PWMB_3;

//choose PWMB_3 Channel Channel

// PWMA_PS = PWM3_3;

//choose PWM3_3 Channel

// PWMA_PS = PWMA_3;

//choose PWMA_3 Channel

PWMA_BKR = 0x80;

// Enable main

PWMA_IER = 0x01;

output //Enable

PWMA_CRI |= 0x01;

interrupt // Start timing

```
P_SW2 &= 0x7f;
```

```
EA = 1;
```

```
// Open total interrupt
```

```
while (1)
```

```
{
```

```
}
```

```
}
```

```
/****** Interrupt function *****/
```

```
void PWMA_ISR() interrupt 26
```

```
{
```

```
P_SW2 |= 0x80;
```

```
if (PWMA_SR1 & 0x01)
```

```
{
```

```
PWMA_SR1 &= ~0x01;
```

```
PWMA_Duty = T_SinTable[PWM_Index];
```

```
if (++PWM_Index >= 200)
```

```
PWM_Index = 0;
```

```
PWMA_CCR1H = (u8)(PWMA_Duty >> 8);
```

```
// When setting the duty cycle between
```

```
PWMA_CCR1L = (u8)(PWMA_Duty);
```

```
}
```

```
PWMA_SR1 = 0;
```

```
P_SW2 &= 0x7f;
```

```
}
```

22 Enhanced dual data pointer

Two sets of 16-bit data pointers are integrated into the STC12H series of microcontrollers. Through program control, the automatic increment or decrement function of the data pointer and the automatic switching function of the two sets of data pointers can be realized.

22.1 Related special function registers

symbol	description	address	Bit address and symbol								Reset value
			B7	B6	B5	B4	B3	B2	B1	B0	
DPL	Data pointer (low byte)	82H									0000,0000
DPH	Data pointer (high byte)	83H									0000,0000
DPL1	The second set of data pointers (low bytes)	E4H									0000,0000
DPH1	The second set of data pointers (high bytes)	E5H									0000,0000
DPS	Pointer selector DPTR	E3H	ID1	ID0	TSL	AU1	AU0	-	-	SEL	0000,0xx0
TA	DPTR Timing control register	AEH									0000,0000

22.1.1 The first group 16 Bit data pointer register (DPTR0)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
DPL	82H								
DPH	83H								

DPL_{low 8} Bit data (low byte)

DPH_{high 8} Bit data

(high bytes) DPTR_{low 8} and DPTR_{high 8} The combination is the first group 16 Bit data pointer register DPTR0

22.1.2 Group 1 16 Bit data pointer register (DPTR1)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
DPL1	E4H								
DPH1	E5H								

DPL1_{low 8} Bit data (low byte)

DPH1_{high 8} Bit data (high bytes)

DPL1 and DPTR1 Combined into a second group 16 Bit data pointer register DPTR1

22.1.3 Data pointer control register (DPS)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
DPS	E3H	ID1	ID0	TSL	AU1	AU0	-	-	SEL

Automatic increment method ID1 :

Control automatic increment

0 : DPTR1

1 : Automatic decrement

ID0 DPTR1

Automatic increment method Auto increment

0 : DPTR0

1 : DPTR0 auto decrement

Automatic switching control (Reverse) DPTR0/DPTR1 TSL :

0 : Turn off the automatic switching function

1 : Enable the automatic switching function

when TSL After the position is set, Whenever the relevant instructions are SEL The bit is reversed.

with TSL executed, the system will automatically include the relevant

instructions as follows: MOV DPTR,#data16

INC DPTR

MOVC A,@A+DPTR

MOVX A,@DPTR

MOVX @DPTR,A

DPTR1/DPTR0 use AU1/AU0 : Enable of Close control bit is automatically incremented/Decrement control

0 automatic increment/Decrement function : Enable

1 automatic increment/Decrement function

Note: In write protected mode AU0 Bits cannot be enabled directly separately, if enabled separately and Bit will also

Is automatically enabled, triggered

Bit, then AU1

by a separate enable register. The protection mechanism (reference, no effect. If you need to enable it separately, you must use Description of the re

DPTR0/DPTR1 will be automatically

incremented/decremented. The 3 relevant instructions are as follows: MOV C

A,@A+DPTR MOVX A,@DPTR

MOVX @DPTR,A

SEL: Choose DPTR0/DPTR1 As the current goal DPTR

0: Choose DPTR0 As a DPTR

1: Choose DPTR1 goal as a DPTR

SEL Choose a goal DPTR/Valid for the

target MOV following instructions: DPTR,#data16

INC DPTR

MOVC A,@A+DPTR

MOVX A,@DPTR

MOVX @DPTR,A

JMP @A+DPTR

22.1.4 Data pointer control register (TA)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
TA	AEH								

The register is correct. In the register, write protection. Because the program cannot be correct. Make a separate. And write, so when it needs to be enabled separately. When, you must use. The register is triggered. registers are write-only registers.

, when it needs to be. When enabling separately, you must follow

the steps below:

Shutdown interrupt

CLR EA;

(required) Write trigger command sequence ₁

MOV TA,#0AAH;

There can be no other instructions here

Write trigger command sequence ₂

MOV TA,#55H

There can be no other instructions here, write

MOV DPS,#xxH

protection is temporarily turned off. Write any send to DPS

Write protection status again :DPS

SETB EA

: Turn on the interrupt (if necessary)

22.2 Sample program

22.2.1 Sample code 1

Copy the 4 bytes of data from the program space 1000H to 1003H in reverse to the 0100H to 0103H of the extended RAM, that is,

C:1000H->X:0103H

C:1001H->X:0102H

C:1002H->X:0101H

C:1003H->X:0100H

Assembly code

The test operating frequency is

```

P1M1      DATA      091H
P1M0      DATA      092H
P0M1      DATA      093H
P0M0      DATA      094H
P2M1      DATA      095H
P2M0      DATA      096H
P3M1      DATA      0B1H
P3M0      DATA      0B2H
P4M1      DATA      0B3H
P4M0      DATA      0B4H
P5M1      DATA      0C9H
P5M0      DATA      0CAH

                ORG      0000H
                LJMP     MAIN

                ORG      0100H
MAIN:

                MOV      SP, #5FH
                MOV      P0M0, #00H
                MOV      P0M1, #00H
                MOV      P1M0, #00H
                MOV      P1M1, #00H
                MOV      P2M0, #00H
                MOV      P2M1, #00H
                MOV      P3M0, #00H
                MOV      P3M1, #00H
                MOV      P4M0, #00H
                MOV      P4M1, #00H
                MOV      P5M0, #00H
                MOV      P5M1, #00H

                MOV      DPS, #00100000B
                MOV      DPTR, #1000H
                MOV      DPTR, #0103H
                MOV      DPS, #10111000B

                MOV      R7, #4

COPY_NEXT:

                CLR      A
                MOVC     A, @A+DPTR

                MOVX    @DPTR, A

```

And choose Enable $DPTR_0$ for $DPTR$ After selection $DPTR_1$ for $DPTR$ Writing is in decreasing mode, Enable the current for the incremental mode $DPTR$ Set the number of data copies $DPTR$

The program space referred to reads data, Automatically $DPTR_1$ Set to $DPTR$ add and write the data to $XDATA$ Refers to $XDATA$ Automatically reduce and Set to $DPTR$

DJNZ R7,COPY_NEXT ;

SJMP S

END

22.2.2 Sample code 2

Send the data in 0100H ~ 0103H of the extended RAM to the P0 port assembly code in turn

The test operating frequency is 11.0592MHz

```

P1M1    DATA    091H
P1M0    DATA    092H
P0M1    DATA    093H
P0M0    DATA    094H
P2M1    DATA    095H
P2M0    DATA    096H
P3M1    DATA    0B1H
P3M0    DATA    0B2H
P4M1    DATA    0B3H
P4M0    DATA    0B4H
P5M1    DATA    0C9H
P5M0    DATA    0CAH

```

```

ORG     0000H
LJMP    MAIN

```

```

ORG     0100H

```

MAIN:

```

MOV     SP,#5FH
MOV     P0M0,#00H
MOV     P0M1,#00H
MOV     P1M0,#00H
MOV     P1M1,#00H
MOV     P2M0,#00H
MOV     P2M1,#00H
MOV     P3M0,#00H
MOV     P3M1,#00H
MOV     P4M0,#00H
MOV     P4M1,#00H
MOV     P5M0,#00H
MOV     P5M1,#00H

```

```

CLR     EA
MOV     TA,#0AAH
MOV     TA,#55H
MOV     DPS,#00001000B
SETB    EA
MOV     DPTR,#0100H
MOVX    A,@DPTR
MOV     P0,A
MOVX    A,@DPTR
MOV     P0,A
MOVX    A,@DPTR
MOV     P0,A
MOVX    A,@DPTR
MOV     P0,A
MOVX    A,@DPTR
MOV     P0,A

```

Turn off interrupt

;write DPS Write protection trigger command

;DPS;write DPS;write DPS Write protection trigger command

;DPTR0 Incrementally enable data separately

Turn on interrupt

;will write 0100H DPTR0 In

;from DPTR0 Refers to XRAM After reading the data Automatic addition

Data output to P0 mouth

;Data output to DPTR0 Refers to XRAM After reading the data Automatic addition

Data output to P0 mouth

;Data output to DPTR0 Refers to XRAM After reading the data Automatic addition

Data output to P0 mouth

;Data output to DPTR0 Refers to XRAM After reading the data Automatic addition

Data output to P0

SJMP

S

END

STC MCU

23 MDU16 hardware 16 Bit multiplication and division method

Some models of STC12H series microcontrollers have integrated MDU16/16-bit hardware multiplication and division device.

Support the following data operations :

Data normalization (It takes 3 to 20 clocks to calculate the time)

Logical left shift (It takes 3 to 18 clocks to calculate the time)

Logical right shift (It takes 3 to 18 clocks to calculate the time)

16 bits multiplied by 16 bits (It takes 10 clocks to calculate the time)

16 bits divided by 16 bits (It takes 9 clocks to calculate the time)

32 bits divided by 16 bits (It takes 17 clocks to calculate the time)

All operations are based on unsigned shaping data types.

23.1 Related special function registers

symbol	description	address	Bit address and symbol							Reset value	
			B7	B6	B5	B4	B3	B2	B1		B0
MD3	MDU Data Register	FCF0H	MD3[7:0]							0000,0000	
MD2	MDU Data Register Data Register	FCF1H	MD2[7:0]							0000,0000	
MD1	MDU Data Register	FCF2H	MD1[7:0]							0000,0000	
MD0	MDU Data Register	FCF3H	MD0[7:0]							0000,0000	
MD5	MDU Data Register Data	FCF4H	MD5[7:0]							0000,0000	
MD4	MDU Register Mode Control	FCF5H	MD4[7:0]							0000,0000	
ARCON	MDU Register Operation	FCF6H	MODE[2:0]			SC[4:0]				0000,0000	
OPCON	MDU Control Register	FCF7H	-	MDOV	-	-	-	-	RST	ENOP	0000,0000

23.1.1 Operand data register (MD0 ~ MD3)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
MD3	FCF0H	MD3[7:0]							
MD2	FCF1H	MD2[7:0]							
MD1	FCF2H	MD1[7:0]							
MD0	FCF3H	MD0[7:0]							

23.1.2 Operand data register (MD4 ~ MD5)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
MD5	FCF4H	MD5[7:0]							
MD4	FCF5H	MD4[7:0]							

³²Divide by bits ₁₆ Bit division :

Divisible number : {MD3,MD2,MD1,MD0}

Divisor : {MD5,MD4}

Quotient : {MD3,MD2,MD1,MD0}

remainder : {MD5,MD4}

¹⁶Divide by bits ₁₆ Bit division :

Divisible number : {MD1,MD0}

Divisor : {MD5,MD4}

Quotient : {MD1,MD0}

remainder : {MD5,MD4}

¹⁶Multiply by ₁₆ Bit multiplication :

Multiplier : {MD1,MD0}

multiplier : {MD5,MD4}

product : {MD3,MD2,MD1,MD0}

³² Bit logic shift to the left, Logical

right shift

³² Operand : {MD3,MD2,MD1,MD0}

Bit operand malization {MD5,MD4,MD3,MD2,MD1,MD0}

23.1.3 MDU Mode control register (ARCON), the number of clocks required for the operation

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
ARCON	FCF6H	MODE[2:0]			SC[4:0]				

MODE[2:0] : MDU Mode selection

MODE[2:0]	pattern	Number of clocks	Operation instructions
1	Logical right shift $1 \sim 18$		will $\{MD3, MD2, MD1, MD0\}$ Shift the data to the right $SC[4:0]$ bit. The high replenishment $MD3$ 0
2	Logical left shift $3 \sim 18$		will $\{MD3, MD2, MD1, MD0\}$ The data in the shift to the left $MD0$ The low complement 0 $SC[4:0]$ bit
3	Data normalization $3 \sim 20$		correct $\{MD3, MD2, MD1, MD0\}$ High-level 0 Remove all of them so that the highest position is 1, The number of digits of the log Is recorded in $SC[4:0]$ In
4	Bit \times bit 16	10	$\{MD1, MD0\} \times \{MD5, MD4\} = \{MD3, MD2, MD1, MD0\}$
5	Bit \div bit 16	9	$\{MD1, MD0\} \div \{MD5, MD4\} = \{MD1, MD0\} \dots \{MD5, MD4\}$
6	Bit \div bit 32	17	$\{MD3, MD2, MD1, MD0\} \div \{MD5, MD4\} = \{MD3, MD2, MD1, MD0\} \dots \{MD5, MD4\}$
other	invalid		

SC[4:0] : Number of digits of data movement

when MDU Used to set the left shift. When the number of digits shifted to the right is in movement mode , when MDU SC Is the actual number of digits moved by the data after the data is normalized

When it is a data normalization mode , SC

23.1.4 MDU Operation control register (OPCON)

symbol	address	B7	B6	B5	B4	B3	B2	B1	B0
OPCON	FCF7H	-	MDOV	-	-	-	-	RST	ENOP

Overflow flag (read-only flag)

MDU MDOV :

In the following cases ,

Will be automatically set by the hardware : 1) When the divisor is greater than when the software writes. When the hardware will automatically clear

2) Software reset. Write trigger software reset. The hardware is automatically cleared to zero after

Note: Software reset. When multiplying and dividing the result is complete. The value of the register will be cleared.

ENOP : MDU ARCON 1 The module starts to calculate. After the calculation is completed, the hardware will automatic

The software can be right set back, Circular query. ENOP when ENOP change from to to indicate that the calculation is complete. 1 0

The module is enabled. Write trigger MDU

23.2 Sample program

C Language code

```
// The test operating frequency is
// 11.0592MHz
```

```
#include "reg51.h"
```

```
#include "intrins.h"
```

```
#define MD3U32 (*unsigned long volatile xdata *)0xfcf0)
```

```
#define MD3U16 (*unsigned int volatile xdata *)0xfcf0)
```

```
#define MD1U16 (*unsigned int volatile xdata *)0xfcf2)
```

```
#define MDSU16 (*unsigned int volatile xdata *)0xfcf4)
```

```
#define MD3
```

```
#define MD2 (*unsigned char volatile xdata *)0xfcf0)
```

```
#define MD1 (*unsigned char volatile xdata *)0xfcf1)
```

```
#define MD0 (*unsigned char volatile xdata *)0xfcf2)
```

```
#define MD5 (*unsigned char volatile xdata *)0xfcf4)
```

```
#define MD4 (*unsigned char volatile xdata *)0xfcf5)
```

```
#define ARCON (*unsigned char volatile xdata *)0xfcf6)
```

```
#define OPCODE (*unsigned char volatile xdata *)0xfcf7)
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
#define OPCODE
```

```
// Access to extended registers
```

```
User given
```

```
User given
```

```
//16, Bit multiplication mode
```

```
// Start the calculation
```

```
// Wait for the calculation to complete
```

```
//32 Bit result
```

```
// Access to extended registers
```

```
User given
```

```
User given
```

```
//32, Bit division mode
```

```
// Start the calculation
```

```
// Wait for the calculation to complete
```

```
//32 Position quotient The remainder of the digits is
```

```
16
```

```
// Move left or right
```

////////////////////////////////////

unsigned long res;

unsigned long dat1;

unsigned char num;

MD3U32 = dat1;

ARCON = (2 << 5) + num;

//ARCON = (1 << 5) + num;

OPCON = 1;

while((OPCON & 1) != 0);

res = MD3U32;

// Number of shifted digits, Given by the user

//data User-given

bit shift mode

//32 bit shift mode, bit shift mode

// Start the calculation

// Wait for the calculation to complete

//32 Bit result



A Appendix Compiler (assembler), Emulator usage guide

What kind of compiler should be used for the MCU? Assembler? A: STC

Q: Any old-fashioned 8051 compiler, Assemblers can be supported, and they are now popular to use

Keil How should header files be included in the environment


: After installing the driver and header files according to the steps shown below, select when creating a new project. The corresponding MCU model is in the source file

Q Direct use" #include <STC12H.h> "That is, the inclusion of the header file can be completed. If selected when building a new project

8052/87C52/87C54/87C58 or Philips Compilation, the header file contains P87C52/P87C54/P87C58 <reg51.h> That's it, but

STC The new special function register needs to be declared by the user.

1, installation Keil Version of the simulation driver



As shown in the figure above, first select the "Keil Simulation Settings" page, click "Add MCU model to Keil", and in the following directory selection window that appears, navigate to the installation directory of Keil (generally C:\Keil\ASSEMBLY\STC12H). After clicking "OK", the Keil prompt letter shown on the right in the figure will appear, indicating that the installation was successful. The emulation driver that will be installed at the same time as adding the header files is also shown in the figure above. The installation directory of the driver and header files is shown in the figure above.



Create a project in


Keil 2, If the

Keil

When you select the chip model when creating a new project, there will be "


driver installation in the first step is successful, then

select the option, as shown in the figure below




Then select the response from the list Model, we choose here"

"Of the model, click "OK" to complete the selection"



Add the source code file to the project, as shown in the figure below :



Save the project, if the compilation is correct, you can

set up the following project **An additional note:**


when it is created is a language project, and there will be a startup file. When added to the project, there is a macro named

"IDATALEN". The macro definition, when it is used to size in it. The default value is 128. That is, hexadecimal 80H.

The same size. So when defined as then STARTUP.A51

of 00-7F RAM 0. It will IDATA

of 00-FF RAM 0. Initialized to.




Although the series of microcontrollers (00-7F of DATA and 80H-FFH of IDATA), but because of the

Number and related test parameters, if the user needs to use this part of the data in the program, the


Be sure not to write the last byte. Defined as IDATALEN

3, Project settings, select Simulation driver



As shown in the figure above, first go to the project's settings "Settings page," step 1 select the hardware simulation on the right" Use ..."
 Step 1, select "In the simulation driver drop-down list" "Item, then click " "Button, go to the next
 On the setting screen on the surface, set the port number and baud rate of the serial port, and the simulation is generally complete. 115200

4, Create an simulation chip




Prepare one Series or STC8F STC8A Series of chips, and connect to the computer's serial port through the download board, and then as
 The correct chip model, and then go to " the "Simulation settings" page, click the button of the corresponding model, when the program down
 The production is complete.

5 , Start simulation

Connect the completed simulation chip to the computer through the serial port. After compiling the project we created earlier to no error, press

If the hardware connection is correct, it will enter a debugging interface similar to the following, and the current simulation driver version number and the current simulation monitoring code firmware version number will be displayed in the command output window . The maximum allowable number before the number of breakpoints set will affect the speed of debugging).





Simulation precautions :

- 1. Simulation monitoring program occupies P3.0/P3.1 Two ports, but does not occupy the serial port, the user can connect the serial port Switch to P1.6/P1.7
- 2. Simulation monitoring program occupies internal expansion RAM(XDATA) The last 768 Bytes, the user cannot access this area Line write operation enter

B Appendix How to make the traditional 8051 Single-chip microcomputer learning board


The traditional 8051 single-chip microcomputer learning board does not have a simulation function. For the traditional 8051 single-chip microcomputer simulation required. The physical picture of the conversion board is shown in the figure below. The pin arrangement after conversion is basically the same as that of the standard 8051 learning board, which can realize the simulation function of the standard 8051 learning board.

The following figure is the schematic diagram of the conversion board and its board drawing.



The conversion board can be used for STC8G series LQFP48 to STC89C52RC/STC89C58RD+ series simulation.

The picture below is a schematic diagram of the function of the conversion board



attention :

Due to the built-in high-precision R/C clock, no external crystal oscillator is required. XTAL1 and XTAL2 are empty. WR and RD are (WR/P4.2 and RD/P4.4) instead of the traditional (WR/P3.6 and RD/P3.7).

(In the conversion board, P4.2 and P3.6 are connected together, and P4.4 and P3.7 are connected together. When the user needs to use this conversion board to access the external bus, P3.6 and P3.7 need to be set to the high impedance input mode, so that P4.2 and P4.4 normally output bus read and write signals; if you do not need to access the external bus, you need to P4.2 and P4.4 Set the high impedance input mode, 3.6 and P3.7 is ordinary I/O.)

Since the STC8G series MCU is a low-level reset, it is not compatible with the high-level reset of the traditional 8051, so the RST pin is floating, and the reset button on the conversion board is replaced by a reset circuit.

C Appendix STC-USB

Driver installation instructions


Windows XP installation method

Open V6.79 Version (or updated version) of STC-ISP Download the software, the downloaded software will automatically copy the driver file to the directory



insert USB


Device, after the system finds the device, the following dialog box will automatically pop up, select the "No, not for the time being"



Select "Automatically Install Software" in the dialog box below (recommend, "item)



In the following dialog box that pops up, select the "Still Continue" button



Next, the system will automatically install the driver, as shown in the figure below



The following dialog box appears to indicate that the driver installation is complete



At this time, the STC-ISP The list of serial port numbers in the downloaded software will be automatically displayed in the device that has previously opened"one shown below :



Windows 7 (32-bit) installation method

Open V6.79 Version (or updated version) of STC-ISP Download the software, the downloaded software will automatically copy the driver file to the directory



insert USB Device, the system will automatically install the driver after finding the device. After the installation is complete, there will be the



STC MCU

At this time, the **STC-ISP** The list of serial port numbers in the downloaded software will **be automatically displayed in the device that has previously opened** **one shown below :**



Note: if Windows 7 Next, the system does not automatically install the driver, please refer to the [installation method of the driver](#).

Windows 7 (64-bit) installation method


Due to Windows7 64

Under the default state of the bit operating system, drivers that are not digitally signed cannot be installed successfully.

Install STC-USB


, before driving, you need to follow the steps below to temporarily skip the digital signature, and the installation will be successful.

Restart the computer first and keep pressing the following startup screen appears



Select "Disable driver signature enforcement". The digital signature verification function can be temporarily turned off after startup

Device, and open "Device Manager" to the one with a yellow exclamation mark in the right-click menu of the device. In, select "Update driver software"




STCM


In the dialog box below, select "Browse computer to find driver software"



Click the "Browse" button in the dialog box below to find the previous storage directory of the driver (for example: the previous sample dir For "", the user sets the path D:\STC-USB



When the driver starts to be installed, the following dialog box will pop up, select "Always install this driver software"



Next, the system will automatically install the driver, as shown in the figure below




STC 12H

The following dialog box appears to indicate that the driver installation is complete




At this time, in the device manager, the device with the yellow exclamation mark before will be displayed as " Backup name" at this time.

STC USB Low Speed Writer "The setting



STC M

Opened before download The list of serial port numbers in the software will be automatically selected the device name as "USB Writer (USB1)", as shown below :




Windows 8 (32-bit) installation method

open V6.79 Version (or updated version) of STC-ISP Download software (Due to permissions, in Do not download the software


The driver files will be copied to the relevant system directory and need to be installed. Officially, do not download STC

user. First from "(or later version), download and unzip to the local disk, then stc-isp-15xx-v6.79.zip The driver file will also be extracted Go to "" in the current decompression directory (for example, the downloaded compressed file "stc-isp-15xx-v6.79.zip" to "STC-ISP


Driver The driver is in the "" directory) STC-USB F:STC-USB Driver



Device, and open "Device Manager". Find the device with a yellow exclamation mark. Right-click the device. In the right-click menu of the device, select "Update driver software".



In the dialog box below, select "Browse computer to find driver software"




Click the "Browse" button in the dialog

STC-USB

The storage directory of the driver (for example: the previous sample dir

box below to find the previous user-located path to the actual decompression directory)




When the driver starts to be installed, the following dialog box will pop up, select "Always install this driver software"



Next, the system will automatically install the driver, as shown in the figure below



The following dialog box appears to indicate that the driver installation is complete




At this time, in the device manager, the device with the yellow exclamation mark before will be displayed as " Backup name" at this time.

STC USB Low Speed Writer "The setting



Opened before ^{STC-ISP} The list of serial port numbers in the downloaded software ^{Device and display the device name as "} STC
 USB Writer (USB1) ", as shown below :



Windows 8 (64-bit) installation method

Due to Windows8 64

Under the default state of the bit operating system, drivers that are not digitally signed cannot be installed successfully.

Install STC-USB

, before driving, you need to follow the steps below to temporarily skip the digital signature, and the installation will be successful.

First move the mouse to the lower right corner of the screen and select the "Settings" button



Then select the "Change Computer Settings" item in the settings interface



STC MCU

In the computer settings, select the "Start Now" button under the "Advanced Startup" item in the "General" property page.



STC MCU

In the interface below, select the "Troubleshooting" item



Then select "Advanced Options" in "Troubleshooting"



STC MCU

In the "Advanced Options" interface below, select "Startup Settings"




In the "Startup Settings" interface below, click the "Restart" button to restart the computer



STC MCU

After the computer restarts, it will automatically enter the "Startup settings" interface shown in the figure below, press the number key "" or press the function key" to select "Disable driver forced signature" to start



Boot to

Windows 8

After that, follow [s 8 \(32](#)

[Bit\) installation method](#)

You can complete the installation of the driver

Windows 8.1 (64-bit) installation method

Windows 8.1

with Windows 8

The method of entering the advanced startup menu is different and will be explained here specifically.

First move the mouse to the lower right corner of the screen and select the "Settings" button




Then select the "Change Computer Settings" item in the settings interface




STC MCU

In the computer settings, select "Update and Restore" different, Windows 8 The choice is "regular"



STC MCU

Select the "Recovery" property page in the Update and Recovery page, and click the "Start Now" button under the "Advanced Start



STC MCU

The next operation is related to Windows
The steps are the same
In the interface below, select the "Troubleshooting" item



STC M

Then select "Advanced Options" in "Troubleshooting"



STC MCU

In the "Advanced Options" interface below, select "Startup Settings"




In the "Startup Settings" interface below, click the "Restart" button to restart the computer



STC MCU

After the computer restarts, it will automatically enter the "Startup settings" interface shown in the figure below, press the number key "" or press the function key" to select "Disable driver forced signature" to start



Boot to Windows 8 After that, follow Windows 8 (32 Bit) installation method You can complete the installation of the driver

Windows 10 (64-bit) installation method

Due to Windows10 64-bit Under the default state of the bit operating system, drivers that are not digitally signed cannot be installed successfully. Installing STC-USB , before driving, you need to follow the steps below to temporarily skip the digital signature, and the installation will be successful.

Before installing the driver, download it from the official website. "Unzip the folder to hard drive." "Unzip the folder to hard drive." The chip for the download function is ready, but do not connect to the computer first.


Right-click on the "Start" menu and select the "Settings" option



Then select the "Update and Security" item in the settings interface



Then select the "Restore" item in the settings interface



In the recovery interface, click the "Restart Now" button in the "Advanced Startup" item



Before the computer restarts, the system will first enter the following startup menu and select the "Troubleshooting" item



Select "Advanced Options" in the troubleshooting interface



Then select "View more recovery options"




Select the "Startup settings" item




After the following screen appears, click the "Restart" button to restart the computer



After the computer restarts, the "Startup Settings" interface will appear. Prohibit driver from forcibly signing" item




After the computer starts, use the prepared chip. Connect the cable to the computer and open the "Device Manager". The driver has not yet started the installation, so it will be displayed as an unknown device with an exclamation mark in the device manager.




STC M

Right-click the unknown device and select "Update Driver" in the context menu



In the pop-up driver installer selection screen, select the "Browse my Computer to find driver software" item





In the following interface, click the "Browse" button




Find the "previously unzipped to the hard disk"

"Directory, select "in the directory" "Table of contents, and determine



Click "Next" to start installing the driver

During the driver installation process, the following warning screen will pop up, select "Always install this driver software"




When the following screen appears, the driver is successfully installed



STC

Back STC-ISP Download the software, at this time the "serial port number" has been automatically selected in the drop-down list to "STC USB Writer (USB1)", ready to use

USB Proceed ISP downloaded




D Appendix USB Download step-by-step demonstration


The application circuit diagram of the chapter is connected to the

First refer to P5.1.5, P3.2 The port is connected to connect the system to the receiving end microcontroller, and the port of the target chip is connected. open Download the software, you can automatically search for "in the serial port number of the downlo


(USB) of USB equipment



2 , Open the user code program




3 , Click "Download The "Program" button starts downloading the user code




4

, Indicating that the program code download is complete. , Until the prompt "Operation was successful"




E Appendix Automatic control or I/O Port control circuit diagram

1, use USB Connect to the computer via serial port RS485 Control download circuit diagram Automatic control or I/O Port control



2, use RS232 Connect to the computer via serial port RS485 Control download circuit diagram Automatic Control or Port control



注意: 如果要设置单片机某个I/O口控制RS485发送或接收命令有效, 则必须将单片机焊入电路板之前先用JTAG下载工具结合电脑ISP软件对该单片机进行“RS485控制”设置并烧录一下(如上文所述), 否则单片机实现不了RS485控制功能。
建议用户将本章所述“RS485控制下载线路图(自动控制或I/O口控制)”设计到您的用户板上。

F Appendix STC Tool instruction manual

F 1 overview


U8W/U8W-Mini

It is a series of programming tools that combine online online download and offline download. STC universal USB to serial port tool

It is a programming tool that supports online

download and online simulation	Offline download	Offline download	Burner download support is	Online simulation needs	price (RMB)
U8W	Support	Support	Support	to set the pass-through mode	Yuan
U8W-Mini	support	support	not supported, not supported	the pass-through mode	50 Yuan
Universal USB To serial port	support	not support		needs to be set to support	30 Yuan

F 2 System programmable) Process description



F 3 USB Type online/Offline download tool U8W/U8W-Mini

U8W/U8W-Mini

The scope of application can support All current series of STC

MCU, Flash

Program space and EEPROM

Data space is not

restricted. Support includes the following and full range of chips :



The offline download tool can download work without leaving the computer, and can be used for mass production and remote upgrades. The offline download board can support various functions such as automatic increment, download limit, and transmission after user program error. For more information, please refer to the front and back pictures : [U8W U8W-Mini](#)




In addition, some of the following wires are used in conjunction with tools, such as: (1) Two male USB cables (shown on the left of the picture below) and USB-Micro cables (shown on the right of the picture below).



Note: This USB cable is specifically designed for U8W/U8W-Mini. Strengthen the line to ensure that the cable does not break easily, which is best optimized for U8W/U8W-Mini. Some of the lower-quality male USB cables, the internal resistance is too large, resulting in a large voltage drop (such as when using 5.0V female ends are connected with inferior wires), The voltage to our download board may drop to 0.5V or lower, As a result, the chip is in a reset state and cannot be successfully downloaded).

(2) The download cable connecting U8W/U8W-Mini to the user system (that is, the cable connecting U8W/U8W-Mini to the target MCU on the user board), as shown in the figure below. :



with U8W/U8W-Mini

User systems are independent

Power supply cable

give U8W/U8W-Mini

Connection to the power supply of the user's system

Wiring

The user system

gives U8W/U8W-Mini

Power supply cable

F. 3.1 install U8W/U8W-Mini driver

U8W/U8W-Mini

One is used on the download board

USB

Go to the serial port universal chip. This saves some power that does not have

I have to buy an extra one

It's troublesome to download only by going to the serial port to the USB. The same as the serial port conversion tool, it is in

The driver must be installed before.

By downloading STC-ISP

Package get driver

The following is the official website of STC (www.STCMCUDATA.com) The download location of the STC-ISP software package provided :



After downloading, unzip it, and the driver installation package path of CH340 is stc-isp-15xx-v6.87K\USB to UART Driver\CH340_CH341 :

↓ > 下载 > stc-isp-15xx-v6.87K > USB to UART Driver > CH340_CH341

名称	修改日期
ch341ser	2020/5/9 15:03

pass STC The official website or in the latest STC-ISP Download the driver manually in the download software

in STC Manually download the driver on the official website or in the latest STC-ISP download software. The download link for the driver is : [programming deviceSB To serial driver](#) (). On the website and on the STC-ISP download software <http://www.stc8c.com/STCISP/CH341SER.exe>

The driver address is shown in the figure below :




install U8W/U8W-Mini The driver


After the driver is downloaded to the machine, double-click the executable program directly and run it. The interface shown in the figure below appears, and click the "Install" button to start automatically installing the driver. :



Then the driver installation success dialog box pops up, click the "OK" button to complete the installation :



Then use STC Provided by USB The cable will U8W/U8W-Mini Connect the download board to the computer, open the computer's device manager Under the port device class, if there is something similar "USB-SERIAL CH340 (COMx)" means U8W/U8W-Mini Can be normal Used it. As shown in the figure below (The serial port number may be different for different computers) :




Note: Use it later STC-ISP When downloading the software, the selected serial port number must select the corresponding serial port number, as s



F. 3.2 U8W Introduction to the function of

Described in detail below are the main interfaces and functions of the tool :

If the microcontroller is on the user's system, burn it online. When it is necessary to connect, the target P3.0/P3.1/Gnd' Online burning /ISP Honey, don't connect to any other line P3.0/P3.1



Programming interface: According to different power supply methods, use different download and use systems. When the

Update system program button: Used for updates, when there is a new version of firmware installed, you need to press this button to pair

The main control chip is updated (Note: You must update it first, Download the toggle switch on the selection interface and toggle to the upgrade

Offline download user program button: Start offline download button. First download the offline code to the board, and then use the download

Connect the user system to the cable, and then press this button to start the offline download (the user code will be downloaded immediately)

Update/download selection interface: When you need to upgrade the underlying firmware, you need to toggle this toggle switch to the firmware

If you need to program the target chip through U8W, you need to dial the toggle switch to the programming user program.


(Please refer to the picture above for the connection method of the toggle switch)

Automatic burner/sorter interface: It is a control interface used to control the automatic burner/sorter for automatic production.


F. 3.3 U8W Online download instructions for use

The target chip is installed in the U8W Lock the seat and make it Connect to a computer for online download

First use the USB cable provided by STC to connect the U8W to the computer, and then install the target MCU on the U8W in the direction shown in the figure below. :



Then use STC-ISP Download the software download program, the steps are as follows :



- 1 Select the MCU model; 2 select the number of pins. When the chip is installed directly on the U8W to download, you must pay attention to selecting the correct number of pins, otherwise the download will fail; 3 select the serial port number corresponding to the U8W;
- 4 Open the target file (HEX format or BIN format);
- 5 Set the hardware options;
- 6 clickThe "Download/program" button starts the burning;
- 7 Displays the step information of the burning process, and the burning is completed with a prompt "The operation is successful!" .

When the information box has the version number information of the output download board and the plug-in Flash U8W Download the tool. When the corresponding information is obtained, it means that it has been d

In the process of downloading the software, the download tool will be displayed in marquee mode. After the download is complete, if the download fails, then a download failure message will be displayed. If the download fails, then a download failure message will be displayed. If the download fails, then a download failure message will be displayed.

It is recommended that users use the latest version of the software (please refer to the official website for the latest version from Zhongzhong Software use).

The target chip is connected through the lead of the user system. Connect to a computer for online download.

First, use the USB cable provided by STC to connect the U8W to the computer, and then connect the U8W to the target monolithic machine of the user's system through the download cable. The connection method is shown in the figure below.:



Then use the STC-ISP software to download the software download program, the steps are as follows:

1. Select the MCU model;
2. Select the serial port number corresponding to U8W;
3. Open the target file (HEX format or BIN format);
4. Set hardware options;
5. Click the "Download/program" button to start burning;
6. The step information of the burning process is displayed, and the burning is completed with a prompt "The operation was successful!"



When the information box has the version number information of the output downloading information, it has been downloaded. In the process of downloading, Download the one on the tool. Will be displayed in marquee mode. After the download is One will light up and turn off at the same time; if the download is successful, all of them will not light up. LED It is recommended that users use the latest version of the download software. Official website: www.STCMCU.com Download the To download the software update, it is strongly recommended that users go to the official website version from Zhongzhong Software use).


F. 3.4 U8W Offline download instructions for use

The target chip is installed in The seat is locked and passed Connect to the computer to Power supply for offline download

The steps to use USB to power the U8W for offline download are as follows: (1) Use the USB cable provided by STC to connect the U8W download board to the computer, as shown in the figure below. :



2) In STC-ISP In the download software, follow the steps shown in the figure below to set it up :



1. Select the MICROCONTROLLER model;
2. Select the number of pins. When the chip is installed directly on the U8W and downloaded, you must pay attention to selecting the correct number of pins, otherwise the download will fail according to U8W ;
3. Open the target file (HEX format or BIN format);
4. Set hardware options; 6. Select the "U8W Offline/Online" tab, set the offline programming option, and note that the output voltage of S-VCC matches the operating voltage of the target chip. ;


Click the "Download the user program to the U8/U7 programmer for offline download" button; the step information of the setup process is displayed, and the setup is complete with a prompt "The operation is successful!" .

Follow the steps in the figure above. After the operation is completed, if the download is successful, it means that the user code and related software are successfully downloaded to the U8W. In the tool.

It is recommended that users use the latest version of the download software (please feel free to pay attention to the official website the latest version from Zhongzhong Software use)

To download the software update, it is strongly recommended that users go to the official website the latest version from Zhongzhong Software use)

(3) Then place the target MCU in the U8W download tool in the direction shown in the figure below, as shown in the figure below. :



(4) Then press the button shown in the figure below and release it to start the offline download. :




In the process of downloading , LED4 will light up and turn off at the same time; if the download fails, the LED4 will light up and turn off at the same time; if the download is successful, the LED4 will light up and turn off at the same time.

Offline download Plug and play Introduction

to the After the above steps (1) and (2) are completed, the U8W is connected to the computer and is in the plug-and-play burning state by default when powered on; 2. Follow the instructions in step (3) to put the chip into the burning seat. While locking the seat wrench, U8W will automatically start burning; 3. Display the burning process and burning results through the indicator light; 4. After the burning is complete, release the seat wrench and remove the chip; 5. Repeat steps 2, 3, and 4 for continuous burning, eliminating the need to press the button to trigger the burning action.

The target chip is connected by the lead of the user system. Connect to the computer Power supply for offline download

The steps to use USB to power the U8W for offline download are as follows: (1) Use the USB cable provided by STC to connect the U8W download board to the computer, as shown in the figure below. :



(2) In STC-ISP In the download software, follow the steps shown in the figure below to set it up :

It is recommended that users use the latest version of the software update, it is strongly recommended that users go to the official website (http://www.STCMCU.com) to download the software (please refer to the official website for attention). Download the software use).




1. Select the MICROCONTROLLER model;
2. Select the number of pins. When the chip is installed directly on the U8W and downloaded, you must pay attention to selecting the correct number of pins, otherwise The download will fail;
3. Select the serial port number corresponding to U8W;
- 4.5 Open the target file (HEX format or BIN format); . Set hardware options;
6. Select the "U8W Offline/Online" tab, set the offline programming option, and note that the output voltage of S-VCC matches the operating voltage of the target chip. ;

Click the "Download user program to U8/U7 programmer for offline download" button ;

7. The step information of the setup process is displayed, and the setup is complete with a prompt "The operation was successful!" . Follow the steps in the figure above. After the operation is completed, if the download is successful, it means that the user code and related

In the tool. (3) Then use the cable to connect to the computer, connect the U8W download tool and the user system (target microcontroller) in the manner shown in the figure below , and press the button shown in the figure and release it to start the offline download. :



In the process of downloading, the LED will be displayed in marquee mode. After the download is complete, if the download is successful, the LED will light up at the same time and turn off at the same time. If the download fails, then a

The target chip is connected by the lead of the user system through the user system to Power supply for offline download

(1) First use the USB cable provided by STC to connect the U8W download board to the computer, as shown in the figure below :



(2) In STC-ISP In the download software, follow the steps shown in the figure below to set it up :

It is recommended that users use the latest version of the software update, it is strongly recommended that users go to the official website to download the software (please refer to the official website for attention). Download the software from www.STCMCU.com or www.STCMCUDATA.com. Download the software from Zhongzhong

Software use)



1. Select the

MICROCONTROLLER model;

2. When the chip is installed directly on the U8W to download, you must pay attention to selecting the correct number of pins, otherwise the download will fail; 3. Select the serial port corresponding to U8W;

4. Open the target file (HEX format or BIN format);

5. Set hardware options; 6. Select the "U8W

Offline/Online" tab, set the offline programming option, and note that the output voltage of S-VCC matches the operating voltage of the target chip. ;


Click the "Download user program to U8/U7 programmer for offline download" button ;

7. The step information of the setup process is displayed, and the setup is complete with a prompt "The operation was successful!" .

Follow the steps in the figure above. After the operation is completed, if the download is successful, it means that the user code and related setting options

have been downloaded to the U8W download tool . (3) Then


connect the U8W to the user system in the manner shown in the figure below, supply power to the user system, and you can start the offline download. ;



In the process of downloading, the LED will be displayed in marquee mode. After the download is complete, if the download is successful, the LED will light up at the same time and turn off at the same time. If the download fails, then a...

The target chip is connected by the lead of the user system. Independent power supply with the user system for offline download.

(1) First use the USB cable provided by STC to connect the U8W download board to the computer, as shown in the figure below. :



(2) In STC-ISP In the download software, follow the steps shown in the figure below to set it up :

It is recommended that users use the latest version of the software. Download the software (please refer to the official website: www.STCMCU.COM). Download the software update, it is strongly recommended that users go to the official website to download the latest version from Zhongzhong.

Software use)



1. Select the

MICROCONTROLLER model;

2. Select the number of pins. When the chip is installed directly on the U8W to download, you must pay attention to selecting the correct number of pins, otherwise the download will fail; 3. Select the serial port number corresponding to U8W;

4. Open the target file (HEX format or BIN format);

5. Set hardware options; 6. Select the "U8W


Offline/Online" tab, set the offline programming option, and note that the output voltage of S-VCC matches the operating voltage of the target chip. ;

Click the "Download user program to U8/U7 programmer for offline download" button ;

7. The step information of the setup process is displayed, and the setup is complete with a prompt "The operation was successful!" .

Follow the steps in the figure above. After the operation is completed, if the download is successful, it means that the user code and related setting options have been downloaded to the U8W download tool . (3) Then connect

the U8W to the user system in the manner shown in the figure, and press the button shown in the figure first and then release it, ready to start the offline download and finally power on/off the user system, download the user program and officially start :



In the process of downloading, the LED will be displayed in marquee mode. After the download is complete, if the download is successful, the LED will light up at the same time and turn off at the same time. If the download fails, then a

Introduction to the function of F.

3.5 U8W-Mini The main interfaces and functions of the tool :

Described in detail below

Toggle switch

- USB interface
- Micro-USB interface
- Dial here to upgrade the tool firmware
- Dial here to burn the user program
- update U8W-Mini System program button
- Offline burning user program button

Programming interface

- User-Vcc: Only power this tool from the user's system to ground
- P1.0/P3.2: (used when setting the pin for burning protection) to ground (used when setting the pin for burning protection)
- P1.1/P3.3: ground (used when setting the pin for burning protection)
- S-Vcc: Only power the user's system from this tool
- S-P3.0: Go to the pure technology exchange forum
- S-P3.1: Connected to the slave
- Gnd: Connect the ground wire of the slave

Programming interface: According to different power supply methods, use different download cables to connect system.

Update system program button: Used for update Tools, when there is a new version when the firmware is installed, you need to press the correct U8W-Mini The main control chip is updated (Note: You must update it first, Download the toggle switch on the selection interface and toggle Pieces)

Offline download user program button: Start offline PC Download the offline code to On, then use the download download button. First, the cable connects, Press the button again to start the offline download (the download will start immediately every time User code).

Update/download selection interface: When needed When upgrading the underlying firmware, you need to toggle this toggle switch to the firmware Place, when you need to pass U8W-Mini program the target chip, you need to toggle the toggle switch to the programming (Toggle program. Please refer to the picture above for connection method)


USB interface :

The USB interface has the same function as the Micro-USB interface, and the user can connect one of the interfaces to the computer as needed.

F. 3.6 U8W-Mini Online download instructions for use

The target chip is connected through the lead of the user system And by U8W-Mini Connect to a computer for online download

First, use the USB cable provided by STC to connect the U8W-Mini to the computer, and then connect the U8W-Mini to the target monolithic machine of the user's system through the download cable . The connection method is shown in the figure below . :



Then use STC-ISP Download the software download program, the steps are as follows :



1. Select the MICROCONTROLLER model; 2. Select the number of pins. When the chip is installed directly on the U8W-Mini and downloaded, you must pay attention to selecting the correct number of pins, otherwise the download will be lost.

default ;

- 3. Select the serial port number corresponding to U8W-Mini;
- 4. Open the target file (HEX format or BIN format);
- 5. Set hardware options;
- 6. Click the "Download/program" button to start burning;
- 7. The step information of the burning process is displayed, and the burning is completed with a prompt "The operation was successful!" When the information box has the version number information of the output download board and the external mount tool. In the process

of downloading , U8W-Mini 4 Will be displayed in marquee mode. After the download is complete, if the down

Will light up at the same time and turn off at the same time. If the download fails, then a 4.4 Then one LED


It is recommended that users use the latest version of the download software, please feel free to pay attention to the software update. Download the

To download the software update, it is strongly recommended that users go to the official website (http://www.STCMCU.COM) to download the latest version from Zhongzhong Software use).

F. 3.7 U8W-Mini Offline download instructions for use

The target chip is connected by the lead Mini And pass USB Connect to the computer. Power supply is offline of the user's system to download

The steps to use USB to power the U8W-Mini for offline download are as follows: (1) Use the USB cable provided by STC to connect the U8W-Mini download board to the computer, as shown in the figure below. :



2) In STC-ISP In the download software, follow the steps shown in the figure below to set it up :



1. Select the MICROCONTROLLER model; 2. Select the number of pins. When the chip is installed directly on the U8W-Mini and downloaded, you must pay attention to selecting the correct number of pins, otherwise the download will be lost.

default ;

3. Select the serial port number corresponding to U8W-Mini; 4. Open the target file (HEX format or BIN format) ;


5. Set hardware options; 6. Select the "U8W Offline/Online" tab, set the offline programming option, and note that the output voltage of S-VCC matches the operating voltage of the target chip. ;

Click the "Download user program to U8/U7 programmer for offline download" button ;

7. The step information of the setup process is displayed, and the setup is complete with a prompt "The operation was successful!" ". Follow the steps in the figure above. After the operation is completed, if the download is successful, it means that the user code and related setting options have been downloaded to the download tool.

It is recommended that users **Download the software (please refer to the official website for attention)** **Download the**
 use the latest version of the software update, it is strongly recommended that users go to the official website **Download the**
 Software use) **Download the**

(3) Then use the cable to connect to the computer and connect the tool and the user system (target MCU) as shown in the figure below
 Connect up Come, and press the button shown in the figure and release it to start the offline download :



In the process of downloading, the tool will be displayed in marquee mode. After the download is complete, if the download
 Will light up at the same time and turn off at the same time. If the download fails, then a

U8W-Mini
 4 Then one LED

The target chip is connected by the lead of the user system And through the user system to U8W-Mini Power supply for offline download

(1) First use the USB cable provided by STC to connect the U8W-Mini The download board is connected to the computer, as shown in the figure below



(2) In the download software, follow the steps shown in the figure below to set it up :



1. Select the MICROCONTROLLER model; 2. Select the number of pins. When the chip is installed directly on the U8W-Mini and downloaded, you must pay attention to selecting the correct number of pins, otherwise the download will be lost.

default;

- 3. Select the serial port number corresponding to U8W-Mini;
- 4. Open the target file (HEX format or BIN format);
- 5. Set hardware options; 6. Select the "U8W Offline/Online" tab, set the offline programming option, and note that the output voltage of S-VCC matches the operating voltage of the target chip.;

Click the "Download user program to U8/U7 programmer for offline download" button ;


7. The step information of the setup process is displayed, and the setup is complete with a prompt "The operation was successful!" .

Follow the steps in the figure above. After the operation is completed, if the download is successful, it means that the user code and related Loading tools.

It is recommended that users use the latest version of the download software (please feel free to pay attention to the official website the

To download the software update, it is strongly recommended that users go to the official website from Zhongzhong Software use).

(3) Then connect U8 in the manner shown in the figure below. With the user system, the user system starts offline download as soon as it is powered on.



In the process of downloading, the download board will be displayed in marquee mode. After the download is complete, if the download

U8W-Mini
Then one LED

Will light up at the same time and turn off at the same time. If the download fails, then a


The target chip is connected by the lead and U8W-Mini Independent power supply with the user system for offline operation of the user's system to download

(1) First use the USB cable provided by STC to connect the U8W-Mini The download board is connected to the computer, as shown in the figure below



(2) In the download software, follow the steps shown in the figure below to set it up :

STC-ISP



1. Select the MICROCONTROLLER model; 2. Select the number of pins. When the chip is installed directly on the U8W-Mini and downloaded, you must pay attention to selecting the correct number of pins, otherwise the download will be lost.

default ;

- 3. Select the serial port number corresponding to U8W-Mini;
- 4. Open the target file (HEX format or BIN format);
- 5. Set hardware options; 6. Select the "U8W Offline/Online" tab, set the offline programming option, and note that the output voltage of S-VCC matches the operating voltage of the target chip. ;


Click the "Download user program to U8/U7 programmer for offline download" button ;

7. The step information of the setup process is displayed, and the setup is complete with a prompt "The operation was successful!" .

Follow the steps in the figure above. After the operation is completed, if the download is successful, it means that the user code and related s Loading tools.

It is recommended that users use the latest version of the download software (please feel free to pay attention to the official website the To download the software update, it is strongly recommended that users go to the official website from Zhongzhong Software use).

(3) Then connect U8 in the manner shown in the figure below. System with the user, and press the button shown in the figure first and then release it, r The machine is downloaded, and finally the user's machine is powered on/off, and the download of the user program officially begins. :




In the process of downloading , 4 Download the one on the tool will be displayed in marquee mode. After the download is complete, if the download

U8W-Mini
4 Then one LED

Will light up at the same time and turn off at the same time. If the download fails, then a

F. 3.8 Production update U8W/U8W-Mini

The process of making a U8W/U8W-Mini download master is similar. In order to save space, the following uses U8W as an example to detail how to make a download master. Before making the U8W download master, you need to dial the "Update/Download selection interface" of the U8W download board to "U8W tool Firmware", as shown in the figure below. :



Then in


STC-ISP

Click "Set U8W/U8-5V/U8-3V as offline download master" on the "U8W Offline/Online" page in the download program


Chip" button, as shown below. Be sure to choose the serial port corresponding to U8W)



The following screen appears to indicate that the U8W control chip is completed :



After the production is complete, don't forget to dial the "Update/Download selection interface" of U8W back to the "Burn user program" mode, and power up the U8W download tool again, as shown in the figure below. :
(Otherwise, it will not be able to burn normally) :



F. 3.9 U8W/U8W-Mini

Set the pass-through mode (can be used for simulation)

To use For simulation, you must first **Set to pass-through mode.** The method of switching to serial port pass-through mode is as follows :

1. First of all, the U8W/U8W-Mini firmware must be upgraded to v1.37 and above; 2. After U8W/U8W-Mini is powered on, it will be in normal download mode. At this time, press and hold the Key1 (download) button on the tool without releasing it, and then press again.

Key2 (power supply) button, then release the Key2 (power supply) button, and then release the Key1 (download) button, U8W/U8W-Mini will enter the USB-to-serial port pass-through mode. Press Key1 to release Key1, The U8W/U8W-Mini tool

3. that enters the pass-through mode is just a simple USB to serial port and does not have offline download function. If you need to restore the original function of U8W/U8W-Mini, you only need to press the Key2 (power) button separately again.

F. 3.10 U8W/U8W-Mini

The reference circuit


USB type online/offline download board U8W-Mini

Provides users with the following common control interfaces :


Pin function	Power port	Function description
control pin download	P2.6	Low-bit valid
communication pin	P1.0	serial port TXD (P3.1)
	P1.1	chip RXD (P3.0)
programming button	P3.6	connected to the target
display	P3.2	chip is low effective LED1
	P3.3	LED2
	P3.4	LED3
	P3.5	LED4
Plug-in serial flash Control foot	P2.4	Flash of CE foot
	P2.2	The flash foot SO
	P2.3	Flash of SI foot
	P2.1	Flash of SCLK foot

Fully automatic burning tool sorter signal	P3.6	Start signal
	P1.5	complete signal
	P5.4	OK Signal (good product signal)
	P3.7	ERROR The signal (defective product signal)
Buzzer (BEEP) Refer to the circuit diagram for the control part of the control power supply :	P2.5	is highly effective (high-level sound is emitted)

the control part of the control power supply :




Refer to the circuit diagram for the Flash control part :




The user program is greater than you need this memory


Refer to the circuit diagram for the key part :




Reference circuit diagram for buzzer part :



Reference circuit diagram for LED display part :




Refer to the circuit diagram for the connection part of the serial communication pin :




F.4 STC Universal USB To serial port tool

F.4.1 STC Universal USB External view of the serial port tool


Front :



back :



F. 4.2 STC Universal USB Layout diagram of the serial port tool



Here, the "power switch" needs to be described:

The function of this button is the same as that of a self-locking switch. When the switch button is on time for the first time, the switch is turned on. When the switch button is on time for the second time, the switch disconnects the power supply. In view of the fact that the self-locking switch is not suitable for circuits that use tact switches to replace the self-locking switch function to improve the service life of the tool.

For downloading the MCU, if you want to carry out, you must be received during power-on reset before execution will begin. STC ISP

Program, so use STC Go to the serial port tool to download the program tips general USB

1. Use STC Universal USB The serial port conversion tool will be connected to the computer ;
2. open STC of ISP Download software ;
3. Choose the MCU model;
4. choose STC general purpose The serial port corresponding to the serial port tool ;
5. USB Format or BIN Format) ;
6. Open the target file Download Programming" button in the download software ;
7. click ISP Go to the "power switch" on the serial port tool to supply, you can start the download.

Click general STC USB
【 Cold start burning 】

In addition , USB Interface with Micro-USB The interface is the same function, and the user can connect one of the interfaces to the computer as ne

The download of the inside the signal pin 470 Ohmic resistance to ground, if set P1.0/P1.1=0/0 or P3.2/P3.3=0/0 Time to be able to programming interface can be P3.2 P3.3 Received 0V Signal foot.

F. 4.3 STC Universal USB To serial port tool driver installation

STC Universal USB To serial port tool adopts (You can plug in an external crystal) to download the universal ,

Just install the serial port driver, the STC To serial chip (CH340) provided CH341SER Serial drive
following is the dynamic download location : USB Official website (www.STCMCU.COM)




Unzip after downloading , The path of the driver installation package is CH340_CH341 :



Provided by the official website, take the serial driver as an example, double-click the package, click "Install" on the main interface
Install" button to start installing the driver :




Then the driver installation success dialog box pops up, click the "OK" button to complete the installation :




F. 4.4 use STC Universal USB Go to the serial port tool to download the program to MCU

1. use STC Universal USB The serial port conversion tool will be connected to the computer :




2. software ;
3. STC-ISP **Open and select**
4. **the model corresponding to the burning chip ;**
 The serial port number identified by the serial port transfer tool is correctly connected to the computer. The software will automatically scan and recognize "Serial port, when the specific COM The number will vary depending on the computer name as " different. When there are multiple serial-to-serial cables is connected to the computer, you must manually select it. ;
5. **Load the burning program;**
6. **set the burning options; click**
7. **"Download,""Program" button ;**



The prompt box in the lower right corner shows "The target MCU is being detected". Go to "Power on" on the serial port tool. Turn off the "power supply, you can start the download:

【Cold start burning】 MCU



9. Wait for the download to end. If the download is successful, the prompt box in the lower right corner will display "Operation successful!"



F. 4.5 use STC Universal USB To serial port tool to simulate user code

Currently The simulation is based on Environmental, so if you need to use STC Universal USB If you go to the serial port tool to simulate the user code need to be installed software.

Software installation After completion, you should install STC-ISP. The installation steps of the simulation driver are as follows :


First open the download software ; STC-ISP

Then in the functional area on the right side of the software "Settings" page, click "Add model" and "Header file to Emulator

Drive to Keil "Medium" button :



After pressing, the following screen will appear :




Locate the directory to The installation directory of the software, and then determine.

After the installation is successful, the following prompt box will pop up :



in Keil The following files can be seen in the relevant directory, which means that the driver is installed correctly.



Since in the default state , STC The main control chip is not a simulation chip and does not have a simulation function, Also need to STC so if simulation is required, the main control chip is set to a simulation chip.


The steps to make an simulation chip are as follows :

First use STC Universal ISP The serial port tool will Connect to the computer ;

and then open STC ISP Download the software, and select the serial port number corresponding to the serial the selection port tool in the drop-down list of serial port number; MCU model ;

Select the user program to run Frequency, the frequency selected when making the simulation chip is consistent with the frequency set by the

Can achieve real operating results.



Then in the functional area on the right side of the "Simulation Settings" page, click the "Set the selected target MCU as a simulation chip" button. After pressing, the following screen will appear :




Next you need to click STC UniversalUSB Go to the "power switch" on the serial port tool to , You can start making power supply Simulation chip.

If the setting is successful, the following screen will appear :



At this point, the simulation chip was successfully produced.


Next we open a project for simulation :



Then make the following project settings :

An additional

note: when it is created language project, and there is a macro definition of the startup file " ", which is used to define the default value is 128, That is, hexadecimal 80H. When it is also in the startup file that needs to be initialized to the code inside, it will be initialized to; similarly, if it is defined as 80H, then it will be initialized to 00-7F of 00-FF RAM 0.



What we chose STC12H The last byte of the series (00-7F of DATA and 80H-FFH of IDATA) ,

But because of the microcontrollers is written Number and related test parameters, if the user needs to use this part in the program ID Data, then be sure not to IDATALEN Defined as 256.

Press the shortcut key "

in" Configure the "Target1"

Option for Target "Target1" project in the "Or Select Menu" dialog box :

one, Go to the project's settings page and select "Settings page ;

1".2, Select the hardware simulation on the right "Use ...";

step one,3, Select "In the simulation driver drop-down list" "STC Monitor-51 Driver" item ;


list" 4 Step 1. Click "Button, enter the setting screen of the serial port; step 3. Set the

First port number and baud rate of the serial port, and select the serial port number. The serial port corresponding to the serial port to

General choice of baud rate 57600 or 115200


Make sure to complete the simulation settings.

The detailed steps are shown in the figure below :




After completing all the above work, you can Press "in the software Start simulation debugging.

If the hardware connection is correct, it will enter a debugging interface similar to the following, and display the current simulation driver version number and the current simulation monitoring code firmware version number in the command output window, as shown in the figure below. :




During the simulation debugging process, multiple operations such as reset, full-speed operation, single-step operation, and setting breakpoints




As shown in the figure above, you can set multiple breakpoints in the program, the maximum allowed before the number of breakpoints is set (in theory, any one can be set, but setting too many breakpoints will affect the speed of debugging)

F 5 Application circuit diagram

F. 5.1 U8W Tool application reference circuit diagram



F. 5.2 STC Universal USB Refer to the circuit diagram for the application of the serial port tool




STC MCU

G Appendix U8W

Downloading tool RS485

Partial circuit diagram



BOM list :

Label	Model	package	Remarks
U10	SP3485EN	SOP8	RS485 chip
R66	10K	0603	Resistance
R107	3.3K	0603	Resistance
R108	3.3K	0603	Resistance
R109	3.3K	0603	Resistance
R112	33R	0603	Resistance
R113	33R	0603	Resistance
R114	100K	0603	resistance
T10	SS8550		PNP transistor
D3	1N5819	SOT-23	Schottky diode
D8	P6SMB6.8CA	0603	TVS diode
D9	P6SMB6.8CA	DO-214AA	TVS diode
CN2		DO-214AA SIP4	communication interface

Automatically start after receiving the user command w

Download without power)

"User-defined download" and "user-defined encrypted download" are two completely different functions. Compared with the function of user-defined encrypted download, the function of user-defined download is simpler.

The specific functions are: the computer or offline download board sends the programming handshake command, send a string of commands (regarding this string of serial port commands, users can set the baud rate, parity bit, and stop bit according to the serial port settings in the application) to download the programming handshake command, and then send it immediately.

The function of "user-defined download" is mainly in the early development stage of the project to achieve uninterruptible power-up (without re-powering the target chip) to download the user code. The specific implementation method is: the user needs to add a piece of code to detect a custom command in his own program, and when it is detected, execute a sentence "Language MOV IAP_CONTR,#60H IAP_CONTR = 0x60;" of C code. It will automatically reset to the area to execute the code.

As shown in the figure below, set the custom command to a sequence of commands with a baud rate of, no parity bit, and one stop bit : 0xAB 0xCD 0x56 0xEF 0x12. When the option "Send a custom command before each download" is checked, it can be achieved.



Click "Send Custom Download command" or click "Download" in the lower left corner of the interface. With the "Program" button, the application will send the serial port data as shown below



STC MCU

I Appendix Use STC of IAP Series of microcontrollers to develop their own

ISP the program


With IAP (In-Application-Programming) The continuous development of technology in the field of microcontrollers has upgraded It has brought great convenience. The program is to use IAP Function to the user's program For online upgrades, but for the sake of the security of user code, neither the underlying code nor the upper application are open source. For Out of a series of microcontrollers, that is, the entire space, users can rewrite it in their own programs, which makes it useful. IAP MCU Flash The idea that users need to develop their own programs is realized.

ISP Series list All models in the series of microcontrollers that can be customized by the user at the time of download are This article is based on Film machine. currently The series has the following models of microcontrollers for STC12H STC12H1K33


STC12H1K28 Take an example and explain in detail the Single chip microcomputer development method of the program is given based on Keil Compilation of the environment and Source code

Step 1: Internal FLASH planning

Because I want Model MCU series STC12H IAP The user set it up by himself when downloading, so if the user needs to realize ISP, Then download the user's When programming, you need to set all of them to the way shown in the figure below. 28K my own EEPROM let the user program space and The spaces are completely coincident, so that users can modify and modify their own program update.




The following assumes that the 28K The program space has been all set to Now the entire 28K The program space is made as follows user has divided the entire :



In space, from the address 0000H to 6BFFH, the beginning of the continuous space is the user program area. When specific download conditions are met, the user program area can be erased and rewritten to achieve the purpose of the sequence.

The second step, the basic framework of the program



The third step, the firmware program description of the next machine

The firmware program of the next machine consists of two parts: (User code)
Code (assembly code)_{ISP}

The test operating frequency is 11.0592MHz


```

UARTBAUD      EQU          0FFE8H      ; Define the baud rate of the serial port, additional function control register
;

AUXR          DATA          08EH      ; Watchdog control register
WDT_CONTR DATA          0C1H
IAP_DATA DATA          0C2H      ;LAP Data register High
IAP_ADDRH DATA          0C3H      ;LAP address register Low
IAP_ADDRL DATA          0C4H      ;LAP Address Register
IAP_CMD DATA          0C5H      ;LAP Command register Command
IAP_TRIG DATA          0C6H      ;LAP trigger register
IAP_CONTR DATA          0C7H      ;LAP Control register waiting
IAP_TPS DATA          0F5H      ;LAP time Control register

ISPCODE      EQU          06C00H      ;ISP page, It is also the address of the external interface
APENTRY      EQU          06E00H      ; Module entry address (1)
; Application entry address data (1) page
;
ORG          0000H

LJMP         ISP_ENTRY      ; System reset entry

RESET:

MOV         SCON,#50H      ; Set the serial port mode (no parity bit)
MOV         AUXR,#40H      ; The timer is 9 pattern
MOV         TMOD,#00H      ; Timer 1; Working in mode 1; Bit reloading
MOV         TH1,#HIGH UARTBAUD ; Set overload value
MOV         TL1,#LOW UARTBAUD ; Start the timer
SETB        TR1

NEXT1:

MOV         R0,#16

NEXT2:

JNB         RI,S           ; Waiting for serial port data
CLR         RI
MOV         A,SBUF
CJNE        A,#7FH,NEXT1   ; Determine whether it is 7FH
DJNZ        R0,NEXT2
LJMP        ISP_DOWNLOAD

ISP_DOWNLOAD:

CLR         A
MOV         PSW,A
MOV         IE,A
CLR         RI
SETB        TI
CLR         TR0
MOV         SP,#5FH      ; Set the stack pointer

MOV         A,#5AH      ;return 5A55 to PC, represents ISP The erase module is ready
LCALL        ISP_SENDUART
MOV         A,#055H
LCALL        ISP_SENDUART
LCALL        ISP_RECVACK ; Receive response data

MOV         IAP_ADDRL,#0 ; First write at the starting address of the first page
MOV         IAP_ADDRH,#02H
LCALL        ISP_ERASEIAP
MOV         A,#02H
LCALL        ISP_PROGRAMIAP ; Programming user code reset vector code

```

```

MOV          A,#HIGH          ;ISP_ENTRY
LCALL        ISP_PROGRAMIAP    ; Programming user code reset vector code
MOV          A,#LOW ISP_ENTRY
LCALL        ISP_PROGRAMIAP    ; Programming user code reset vector code

MOV          IAP_ADDRL,#0      ; User code address from the beginning 0
MOV          IAP_ADDRH,#0
LCALL        ISP_ERASEIAP
MOV          A,#02H
LCALL        ISP_PROGRAMIAP    Programming user code reset
MOV          A,#HIGH          vector code ISP_ENTRY
LCALL        ISP_PROGRAMIAP    ; Programming user code reset vector code
MOV          A,#LOW ISP_ENTRY
LCALL        ISP_PROGRAMIAP    ; Programming user code reset vector code

MOV          IAP_ADDRL,#0      ; New code buffer address
MOV          IAP_ADDRH,#02H
MOV          R7,#124          ; erase 62.5K byte

ISP_ERASEAP:
LCALL        ISP_ERASEIAP
INC          IAP_ADDRH        ; Destination address +512
INC          IAP_ADDRH
DJNZ        R7,ISP_ERASEAP    ; Determine whether the erasure is complete

MOV          IAP_ADDRL,#LOW APENTRY
MOV          IAP_ADDRH,#HIGH APENTRY
LCALL        ISP_ERASEIAP

MOV          A,#5AH          ;return 5A45 to PC, represents ISP The programming module is ready
LCALL        ISP_SENDUART
MOV          A,#0A5H
LCALL        ISP_SENDUART
LCALL        ISP_RECVACK      ; Receive response data

LCALL        ISP_RECVUART      ; Receive length high bytes
MOV          R0,A            ; Receive length low bytes
LCALL        ISP_RECVUART
MOV          R1,A            ; The total length of the _3
CLR          C
MOV          A,#03H
SUBB        A,R1
MOV          DPL,A
CLR          A
SUBB        A,R0
MOV          DPH,A          ; Total length complete length

LCALL        ISP_RECVUART      ; Map the user code to reset the
LCALL        ISP_PROGRAMIAP    entry code to the mapping area ;0000
LCALL        ISP_RECVUART
LCALL        ISP_PROGRAMIAP    ;0001
LCALL        ISP_RECVUART
LCALL        ISP_PROGRAMIAP    ;0002

MOV          IAP_ADDRL,#03H    ; User code starting address
MOV          IAP_ADDRH,#00H

ISP_PROGRAMNEXT:
LCALL        ISP_RECVUART      ; Receive code data
LCALL        ISP_PROGRAMIAP    ; Program to the user code area
INC          DPTR

```

	<i>MOV</i>	<i>A,DPL</i>	
	<i>ORL</i>	<i>A,DPH</i>	
	<i>JNZ</i>	<i>ISP_PROGRAMNEXT</i>	; Length detection
<i>ISP_SOFTRESET:</i>			
	<i>MOV</i>	<i>IAP_CONTR,#20H</i>	; Software reset system
	<i>SJMP</i>	<i>S</i>	
<i>ISP_ENTRY:</i>			
	<i>MOV</i>	<i>WDT_CONTR,#17H</i>	; Clear watchdog
	<i>MOV</i>	<i>IAP_CONTR,#80H</i>	; Enable function IAP
	<i>MOV</i>	<i>IAP_TPS,#11</i>	; Set up waiting time parameters
	<i>MOV</i>	<i>IAP_ADDRH,#LOW ISP_DOWNLOAD</i>	
	<i>MOV</i>	<i>IAP_ADDRH,#HIGH ISP_DOWNLOAD</i>	
	<i>MOV</i>	<i>IAP_DATA,#00H</i>	; Test data
	<i>MOV</i>	<i>IAP_CMD,#1</i>	; Read command
	<i>MOV</i>	<i>IAP_TRIG,#5AH</i>	; trigger ISP command
	<i>MOV</i>	<i>IAP_TRIG,#0A5H</i>	
	<i>MOV</i>	<i>A,IAP_DATA</i>	
	<i>CJNE</i>	<i>A,#0E4H,ISP_ENTRY</i>	; If the data cannot be read out, you need to wait for the voltage to stabilize
	<i>INC</i>	<i>IAP_ADDRH</i>	; Test address
	<i>MOV</i>	<i>IAP_DATA,#45H</i>	; Test data
	<i>MOV</i>	<i>IAP_CMD,#1</i>	; Read command
	<i>MOV</i>	<i>IAP_TRIG,#5AH</i>	; trigger ISP command
	<i>MOV</i>	<i>IAP_TRIG,#0A5H</i>	
	<i>MOV</i>	<i>A,IAP_DATA</i>	
	<i>CJNE</i>	<i>A,#0F5H,ISP_ENTRY</i>	; If the data cannot be read out, you need to wait for the voltage to stabilize
	<i>MOV</i>	<i>SCON,#50H</i>	; Set the serial port mode, parity bit,
	<i>MOV</i>	<i>AUXR,#40H</i>	; The timer is pattern
	<i>MOV</i>	<i>TMOD,#00H</i>	; Timer
	<i>MOV</i>	<i>TH1,#HIGH UARTBAUD</i>	; Set overload value (Working in mode)
	<i>MOV</i>	<i>TL1,#LOW UARTBAUD</i>	; Bit reloading
	<i>SETB</i>	<i>TR1</i>	; Start the timer
	<i>SETB</i>	<i>TR0</i>	
	<i>LCALL</i>	<i>ISP_RECVUART</i>	; Detect whether there is serial data
	<i>JC</i>	<i>GOTOAP</i>	
	<i>MOV</i>	<i>R0,#16</i>	
<i>ISP_CHECKNEXT:</i>			
	<i>LCALL</i>	<i>ISP_RECVUART</i>	; Receive synchronization
	<i>JC</i>	<i>GOTOAP</i>	
	<i>CJNE</i>	<i>A,#7FH,GOTOAP</i>	; data Determine whether it is
	<i>DJNZ</i>	<i>R0,ISP_CHECKNEXT</i>	
	<i>MOV</i>	<i>A,#5AH</i>	; return 5A69 to PC, represents ISP
	<i>LCALL</i>	<i>ISP_SENDUART</i>	; The module is ready
	<i>MOV</i>	<i>A,#69H</i>	
	<i>LCALL</i>	<i>ISP_SENDUART</i>	
	<i>LCALL</i>	<i>ISP_RECVACK</i>	; Receive response data
	<i>LJMP</i>	<i>ISP_DOWNLOAD</i>	; Jump to the download interface
<i>GOTOAP:</i>			
	<i>CLR</i>	<i>A</i>	; will SER Revert to reset value
	<i>MOV</i>	<i>TCON,A</i>	
	<i>MOV</i>	<i>TMOD,A</i>	
	<i>MOV</i>	<i>TL0,A</i>	
	<i>MOV</i>	<i>TH0,A</i>	
	<i>MOV</i>	<i>TL1,A</i>	
	<i>MOV</i>	<i>TH1,A</i>	

```

MOV          SCON,A
MOV          AUXR,A
LJMP        APENTRY
; Normal operation of user programs
;

ISP_RECVACK:
LCALL       ISP_RECVUART
JC          GOTOAP
XRL        A,#7FH
JZ          ISP_RECVACK
CJNE       A,#25H,GOTOAP
LCALL       ISP_RECVUART
JC          GOTOAP
CJNE       A,#69H,GOTOAP
; Response data detection
;
RET

ISP_RECVUART:
CLR        A
MOV        TL0,A
MOV        TH0,A
CLR        TF0
MOV        WDT_CONTR,#17H
; Initialize the timeout timer
;
; Clear watchdog
;
ISP_RECVWAIT:
; Timeout detection
;
JBC        TF0,ISP_RECVTIMEOUT
JNB        RI,ISP_RECVWAIT
MOV        A,SBUF
CLR        RI
CLR        C
; complete Read serial port
; data Clear flag
; Receive serial data correctly
;
RET

ISP_RECVTIMEOUT:
SETB       C
; Timeout exit
;
RET

ISP_SENUART:
MOV        WDT_CONTR,#17H
; Clear watchdog
;
JNB        TI,ISP_SENUART
CLR        TI
MOV        SBUF,A
; Wait for the previous data to be sent to complete
; Clear flag
; Send current data
;
RET

ISP_ERASEIAP:
MOV        WDT_CONTR,#17H
; Clear watchdog
;
MOV        IAP_CMD,#3
; Erase command
;
MOV        IAP_TRIG,#5AH
; trigger ISP command
;
MOV        IAP_TRIG,#0A5H
NOP
NOP
NOP
NOP
NOP
RET

ISP_PROGRAMIAP:
MOV        WDT_CONTR,#17H
; Clear watchdog
;
MOV        IAP_CMD,#2
; Programming
;
MOV        IAP_DATA,A
; command Send current data register
;
MOV        IAP_TRIG,#5AH
; data trigger ISP command
;
MOV        IAP_TRIG,#0A5H
NOP
NOP
NOP

```

```

NOP
MOV     A,IAP_ADDRL           ;LAP address_+1
ADD     A,#01H
MOV     IAP_ADDRL,A
MOV     A,IAP_ADDRH
ADDC   A,#00H
MOV     IAP_ADDRH,A
RET

ORG     APENTRY
LJMP    RESET

END

```

The code includes the following external interface modules : ISP

ISP_DOWNLOAD : Program download entry address, absolute address: Power-on
 ISP_ENTRY : system self-check program (automatically called by the system)

For user programs, users only need to update the code to the PC The value jumps to (ie. 6C00H of absolute address when the download conditions are met).

User code (C Language code)

// The test operating frequency is

```
#include "reg51.h"
```

```

#define FOSC 11059200L // System clock frequency
#define BAUD (65536 - FOSC/4/115200) // Define the baud rate of the serial port
#define ISPPROGRAM 0x6c00 //ISP Download program entry address

sfr AUXR = 0x8e; // Baud rate generator control register
sfr PIM0 = 0x92;
sfr PIM1 = 0x91;

```

```

void (*IspProgram)() = ISPPROGRAM; // Define pointer function
char cnt7; //Isp_Check Variables used internally

```

```
void uart() interrupt 4 // Serial port interrupt service program
```

```

{
    if (TI) TI = 0; // Send completion interrupt
    if (RI) // Receive completion interrupt
    {
        if (SBUF == 0x7f)
        {
            cnt7++;
            if (cnt7 >= 16)
            {
                IspProgram(); // Important statement.....Call the download module.....
            }
        }
        else
        {
            cnt7 = 0;
        }
    }
}

```

```

    }
    RI = 0; // Clear receipt completion mark
}

void main()
{
    SCON = 0x50; // Define serial port mode, variable no parity bit
    AUXR = 0x40;
    TH1 = BAUD >> 8;
    TL1 = BAUD;
    TR1 = 1;
    ES = 1; // Enable serial port interrupt
    EA = 1; // Turn on the global interrupt switch

    P1M0 = 0;
    P1M1 = 0;
    while (1)
    {
        PI++;
    }
}

```

User code (assembly code)

The test operating frequency is

11.0592MHz

```

UARTBAUD EQU 0FFE8H ; Define the baud rate of the serial port
ISPPROGRAM EQU 06C00H ;ISP Download program entry address

AUXR DATA 08EH ; Accessory function control register

CNT7F DATA 60H ;receive 7F The counter

ORG 0000H
LJMP START ; System reset entry

ORG 0023H
LJMP UART_ISR ; Serial port interrupt entry

UART_ISR:
    PUSH ACC
    PUSH PSW
    JNB TI,CHECKRI ; Detect transmission
    CLR TI ; interruption ; Clear flag

CHECKRI:
    JNB RI,UARTISR_EXIT ; Detect reception
    CLR RI ; interrupt ; Clear flag
    MOV A,SBUF
    CJNE A,#7FH,ISNOT7F
    INC CNT7F
    MOV A,CNT7F
    CJNE A,#16,UARTISR_EXIT
    LJMP ISPPROGRAM ; Call the download important statement *****)

ISNOT7F:
    MOV CNT7F,#0

UARTISR_EXIT:
    POP PSW

```

POP ACC
RETI

START:


MOV R0,#7FH ;clear RAM
CLR A
MOV @R0,A
DJNZ R0,S-1
MOV SP,#7FH ;initialize SP

MOV SCON,#50H ;Bit variable without parity bit , Set the serial port mode (8
MOV AUXR,#15H ;Working in mode start BRT IT
MOV TMOD,#00H ;Timer 1 Working in mode 0/16 Bit reloading
MOV TH1,#HIGH UARTBAUD ;Set overload value
MOV TL1,#LOW UARTBAUD ;Start the timer 1
SETB TRI ;Enable serial port interrupt
SETB ES ;Interrupt the main switch
SETB EA

MAIN:

INC P0
SJMP MAIN

END



User code can be used C Or written in assembly language, but you need to pay attention to one thing about assembly code: it is located in the user code. The instruction at the address must be a long jump statement (LJMP). In the user code, you need to set up the serial port and satisfy the download condition is similar, the value is jumped to PC Absolute address) order to achieve code updates. For assembly generated Code, we can use" LJMP 06C00H "The command is called, as shown in the figure below

```

UARTBAUD EQU 0FF68H ;定义串口波特率 (65536-11059200/4/115200)
ISPPROGRAM EQU 06C00H ;ISP下载程序入口地址

AUXR DATA 08EH ;附件功能控制寄存器

```

```

18 CLR TI ;清除标志
19 CHECKRI:
20 JNB RI, UARTISR_EXIT ;检测接收中断
21 CLR RI ;清除标志
22 MOV A, SBUF
23 CJNE A, #7FH, ISNOT7F
24 INC CNT7F
25 MOV A, CNT7F
26 CJNE A, #16, UARTISR_EXIT
27 LJMP ISPPROGRAM ;调用下载模块(****重要语句****)
ISNOT7F:
28 MOV CNT7F, #0
30 UARTISR_EXIT:
31 POP PSW
32 POP ACC
33 RETI
34
35 START:

```

in C In the code, you must define a function pointer variable and assign this variable. And then call again, as shown in the figure below

```

#include "reg51.h"

#define FOSC 11059200L //系统时钟频率
#define TMODE 0 //定时器模式
#define ISPPROGRAM 0x6c00 //ISP下载程序入口地址

sfr AUXR = 0x8e; //波特率发生器控制寄存器
sfr P1MD = 0x82;
sfr P1M2 = 0x81;

void (*ImpProgram)() = ISPPROGRAM; //定义指针函数
char cnt7f; //isp_check函数使用的变量

void uart() interrupt 5 //串口中断服务程序
{
    if (TI) TI = 0; //发送完成中断
    if (RI) //接收完成中断
    {
        if (SBUF == 0x7f)
        {
            cnt7f++;
            if (cnt7f >= 16)
            {
                ImpProgram(); //调用下载模块(****重要语句****)
            }
        }
        else
        {
            cnt7f = 0;
        }
    }
    RI = 0; //清除接收完成标志
}

```

Step 4. Description of the application program of the host computer

The program of the host computer is a serial port control item, the access to the serial port is directly called of API Function, but not There are many problems with the use of serial port controls, which eliminates the registration of controls and the incompatible system version. The interface is relatively simple, it just provides a framework for the realization of this function, and other functions and requirements can be

The core module of the host computer program is a serial port control function of "UINT Download(LPVOID pParam)"; This function is responsible for communicating with the next machine and sending various communication commands to complete the update of the user program. Users can add commands according to their different needs.

Step 5. How to use the host computer application

Open the upper computer interface, as shown in the figure below




Select the serial port number, set the same serial port baud rate as the next machine, and open the source data file to be downloaded.

Or the format can be Bin Intel

Click the "Download Data" button to start downloading data hex

Step 6. How to use the firmware program of the next machine

There are two "download tools" for "AP.hex" and "AP.hex", For a new single-chip microcomputer, you must use it for the first time the target machine, in the "Download". If you update it later, you no longer "This article tool" in the attachment is just a template for a user program. When the download conditions are met, PC The value jumps to FA00H the user only needs to send the address to achieve the code update.



The user program is reset to the system area for processing

Method(Non-stop power)

When the project is in the development stage, it is necessary to repeatedly download the user code to the target chip. For normal downloads, the target chip needs to be re-powered up, which will make the project more cumbersome during the development phase. The single-chip microcomputer has added a special function register, when the user writes to this register, the software is reset to the system area, and then realize that it can be downloaded without power-up.

However, there are two questions about how to download the user code: When to write the IAP_CONTR register to 0x60 to trigger a soft reset? That's it they are in progress. The following are four judgment methods. :

Use the P3.0 port to detect the serial port start signal

Serial port of single-chip microcomputer and two ports, when the download software starts downloading, a handshaking signal is sent to the port of the MICROCONTROLLER. Specifically for download, you can use the port to detect the start of the serial port start signal to judge the download.

C Language code

```
// The test operating frequency is 11.0592MHz
#include "reg51.h"
#include "intrins.h"

sfr IAP_CONTR = 0xc7;
sfr P3M0 = 0xb2;
sfr P3M1 = 0xb1;
sbit P30 = P3^0;

void main()
{
    P3M0 = 0x00;
    P3M1 = 0x00;
    P30 = 1;
    while (1)
    {
        if (! P30) IAP_CONTR = 0x60; //P3.0 The low level is the starting signal of the serial port
        // The software is reset to the system area

        ... // User code
    }
}
```


Use the falling edge interrupt of the P3.0/INT4 port to detect the serial port start signal

Method A and method B are very simple, but easily disturbed, if there is any interference signal at the port, it will trigger the software reset. Method C is to verify the serial port data. When downloading, the lowest baud rate will be used first (usually by downloading software). Stop sending handshake commands to the user can set the serial port to bit data bit in the program. Even check the detection of 7F. For example, continuously detected 7F indicates that it can be determined. Download it, and then increase the baud rate, and then continue.

C Language code

```

//The test operating frequency is
// 11.0592MHz;

#include "reg51.h"
#include "intrins.h"

sfr          IAP_CONTR          = 0xc7;
sfr INTCLKO          = 0x8f;
sfr P3M0          = 0xb2;
sfr P3M1          = 0xb1;

void Int4Isr() interrupt 16      //INT4 Interrupt service procedure
{
    IAP_CONTR = 0x60;          //Serial port start signal trigger interrupt
                              //The software is reset to the system area
}

void main()
{
    P3M0 = 0x00;
    P3M1 = 0x00;
    INTCLKO |= 0x40;          //Enable INT4 interrupt
    EA = 1;
    while (1)
    {
        ...                    //User code
    }
}

```

Use the serial port of the P3.0/RxD port to receive and detect the 7F sent by the ISP download software

Method A and method B are very simple, but easily disturbed, if there is any interference signal at the port, it will trigger the software reset. Method C is to verify the serial port data. When downloading, the lowest baud rate will be used first (usually by downloading software). Stop sending handshake commands to the user can set the serial port to bit data bit in the program. Even check the detection of 7F. For example, continuously detected 7F indicates that it can be determined. Download it, and then increase the baud rate, and then continue.

When downloading, the lowest baud rate will be used first (usually by downloading software). Stop sending handshake commands to the user can set the serial port to bit data bit in the program. Even check the detection of 7F. For example, continuously detected 7F indicates that it can be determined. Download it, and then increase the baud rate, and then continue.

C Language code

```

//The test operating frequency is
// 11.0592MHz;

```

```

#include "reg51.h"
#include "intrins.h"

```

```

#define FOSC 11059200UL
#define BR2400 (65536 - FOSC / 4 / 2400)

sfr IAP_CONTR = 0xc7;
sfr AUXR = 0x8e;
sfr P3M0 = 0xb2;
sfr P3M1 = 0xb1;

char cnt7f;

void UartIsr() interrupt 4 //Serial port interrupt service program
{
    if (TI)
    {
        TI = 0;
    }

    if (RI)
    {
        RI = 0;
        if ((SBUF == 0x7f) && (RB8 == 1)) //ISP The even parity bit of the handshake
                                        //7F command sent by the download software is 7F
        {
            if (++cnt7f == 8) //When a continuous detection
                            //is made, Reset to the system area
                IAP_CONTR = 0x60;
        }
        else
        {
            cnt7f = 0;
        }
    }
}

void main()
{
    P3M0 = 0x00;
    P3M1 = 0x00;
    SCON = 0xd0; //Set the serial port data bit
    TMOD = 0x00;
    AUXR = 0x40;
    TH1 = BR2400 >> 8; //Set the baud rate of the serial port to
    TL1 = BR2400;
    TR1 = 1;
    ES = 1;
    EA = 1;

    cnt7f = 0;


    while (1)
    {
        ... //User code
    }
}

```

Use P3.0/RxD serial port to receive and detect user download commands sent by ISP download software

If you need to use a serial port to communicate with the interface provided by the software and customize a set of dedicated user download commands (you can specify the baud rate, parity bit, and stop bit), download the software in progress. Before downloading, the user download command will be sent using the baud rate, parity bit, and stop bit. Then send a handshake command. Users only need to monitor the serial port command sequence in their own code. When the correct user download command is detected, the software is reset to the system area to achieve non-stop power-up.

The following assumes that the user download command is set to baud rate 115200, No checksum, 1 Bit stop bit. The settings in the downloaded software are as follows :



The user sample code is as follows :

c Language code

```
// The test operating frequency is
// 11.0592MHz

#include "reg51.h"
#include "intrins.h"

#define FOSC 11059200UL
#define BR115200 (65536 - FOSC / 4 / 115200)

sfr IAP_CONTR = 0xc7;
sfr AUXR = 0x8e;
sfr P3M0 = 0xb2;
sfr P3M1 = 0xb1;

char stage;
```



```
void UartIsr() interrupt 4
```

```
// Serial port interrupt service program
```

```
{
```

```
    char dat;
```

```
    if (TI)
```

```
    {
```

```
        TI = 0;
```

```
    }
```

```
    if (RI)
```

```
    {
```

```
        RI = 0;
```

```
    dat = SBUF;
```

```
    switch (stage)
```

```
    {
```

```
    case 0:
```

```
    default:
```

```
    L_CheckIst:
```

```
        if (dat == 'S') stage = 1;
```

```
        else stage = 0;
```

```
        break;
```

```
    case 1:
```

```
        if (dat == 'T') stage = 2;
```

```
        else goto L_CheckIst;
```

```
        break;
```

```
    case 2:
```

```
        if (dat == 'C') stage = 3;
```

```
        else goto L_CheckIst;
```

```
        break;
```

```
    case 3:
```

```
        if (dat == 'I') stage = 4;
```

```
        else goto L_CheckIst;
```

```
        break;
```

```
    case 4:
```

```
        if (dat == 'S') stage = 5;
```

```
        else goto L_CheckIst;
```

```
        break;
```

```
    case 5:
```

```
        if (dat == 'P') stage = 6;
```

```
        else goto L_CheckIst;
```

```
        break;
```

```
    case 6:
```

```
        if (dat == 'S')
```

```
            IAP_CONTR = 0x60;
```

```
        else goto L_CheckIst;
```

```
    break;
```

```
}
```

```
}
```

```
}
```

```
void main()
```

```
{
```

```
    P3M0 = 0x00;
```

```
    P3M1 = 0x00;
```

```
    SCON = 0x50;
```

```
    TMOD = 0x00;
```

```
// When the correct user download command is detected  
// Reset to the system area
```

```
// Set the user serial port mode to bit data bit s
```

```
AUXR = 0x40;
```

```
TH1 = BR2400 >> 8;
```

```
TL1 = BR2400;
```

```
TR1 = 1;
```

```
ES = 1;
```

```
EA = 1;
```

```
stage = 0;
```

```
while (1)
```

```
{
```

```
    ...
```

```
//Set the baud rate of the serial port to
```

```
//User code
```

```
}
```

```
}
```

STC MCU

K Appendix Use of third parties MCU correct STC12H Series of microcontrollers

Proceed ISP Download sample program

C Language code

// attention: Use When downloading the series of microcontrollers, it must be checked whether the code is correct for the target chip. Otherwise, the target chip will not be downloaded correctly.

```
#include "reg51.h"
```

```
typedef bit BOOL;
typedef unsigned char BYTE;
typedef unsigned short WORD;
```

// Macro and constant definition

```
#define FALSE 0
#define TRUE 1
#define LOBYTE(w) ((BYTE)(WORD)(w))
#define HIBYTE(w) ((BYTE)((WORD)(w) >> 8))

#define MINBAUD 2400L
#define MAXBAUD 115200L

#define FOSC 11059200L //Main control chip operating frequency
#define BR(n) (65536 - FOSC/4/(n)) // Main control chip serial port baud rate calculation formula
#define T1MS (65536 - FOSC/1000) //Main control chip initial timing value

#define FUSER 24000000L //STC12H Series target chip operating frequency
#define RL(n) (65536 - FUSER/4/(n)) //STC12H Series target chip serial port baud rate calculation formula

sfr AUXR = 0x8E;
sfr P3M1 = 0xB1;
sfr P3M0 = 0xB2;
```

// Variable definition

```
BOOL f1ms; //Flag position //1ms
BOOL UartBusy; //Serial port sends busy flag
BOOL UartReceived; //Serial port data reception completion flag
BYTE UartRecvStep; //Serial port data reception control
BYTE TimeOut; //Serial port communication timeout counter
BYTE xdata TxBuffer[256]; //Serial port data transmission buffer
BYTE xdata RxBuffer[256]; //Serial port data receiving buffer
char code DEMO[256]; //Demo code data
```

Function declaration

```
Initial(void); void DelayXms(WORD x);
BYTE UartSend(BYTE dat);
void CommInit(void);
void CommSend(BYTE size);
BOOL Download(BYTE *pdat, long size);
```

// Main function entry

```

void main(void)
{
    P3M0 = 0x00;
    P3M1 = 0x00;

    Initial();
    if (Download(DEMO, 256))
    {
        Download successfully /P3

        = 0xff; DelayXms(500);
        P3 = 0x00;
        DelayXms(500);
        P3 = 0xff;
        DelayXms(500);
        P3 = 0x00;
        DelayXms(500);
        P3 = 0xff;
        DelayXms(500);
        P3 = 0x00;
        DelayXms(500);
        P3 = 0xff;
        DelayXms(500);
        P3 = 0x00;
        DelayXms(500);
        P3 = 0xff;
    }
    else
    {
        Download failed /P3

        = 0xff; DelayXms(500);
        P3 = 0xf3;
        DelayXms(500);
        P3 = 0xff;
        DelayXms(500);
        P3 = 0xf3;
        DelayXms(500);
        P3 = 0xff;
        DelayXms(500);
        P3 = 0xf3;
        DelayXms(500);
        P3 = 0xff;
    }

    while (1);
}

```

//Tms Timer interrupt service program

```

void tm0(void) interrupt 1
{
    static BYTE Counter100;

    fTms = TRUE;
    if (Counter100-- == 0)
    {
        Counter100 = 100;

        if (TimeOut) TimeOut--;
    }
}

```

// Serial port interrupt service program

void uart(void) interrupt 4

{

static WORD RecvSum;

static BYTE RecvIndex;

static BYTE RecvCount;

BYTE dat;

if (TI)

{

TI = 0;

UartBusy = FALSE;

}

if (RI)

{

RI = 0;

dat = SBUF;

switch (UartRecvStep)

{

case 1:

if (dat != 0xb9) goto L_CheckFirst;

UartRecvStep++;

break;

case 2:

if (dat != 0x68) goto L_CheckFirst;

UartRecvStep++;

break;

case 3:

if (dat != 0x00) goto L_CheckFirst;

UartRecvStep++;

break;

case 4:

RecvSum = 0x68 + dat;

RecvCount = dat - 6;

RecvIndex = 0;

UartRecvStep++;

break;

case 5:

RecvSum += dat;

RxBuffer[RecvIndex++] = dat;

if (RecvIndex == RecvCount) UartRecvStep++;

break;

case 6:

if (dat != HIBYTE(RecvSum)) goto L_CheckFirst;

UartRecvStep++;

break;

case 7:

if (dat != LOBYTE(RecvSum)) goto L_CheckFirst;

UartRecvStep++;

break;

case 8:

if (dat != 0x16) goto L_CheckFirst;

UartReceived = TRUE;

UartRecvStep++;

break;

L_CheckFirst:

case 0:

default:

```

    CommInit();
    UartRecvStep = (dat == 0x46 ? 1 : 0);
    break;
}
}
}

```

System initialization

```
//
```

```
void Initial(void)
```

```
{
```

```
    UartBusy = FALSE;
```

```
    SCON = 0xd0;
```

```
// Serial port data mode must be bit data coupling inspection
```

```
    AUXR = 0xc0;
```

```
    TMOD = 0x00;
```

```
    TH0 = HIBYTE(TIMES);
```

```
    TL0 = LOBYTE(TIMES);
```

```
    TR0 = 1;
```

```
    TH1 = HIBYTE(BR(MINBAUD));
```

```
    TL1 = LOBYTE(BR(MINBAUD));
```

```
    TR1 = 1;
```

```
    ET0 = 1;
```

```
    ES = 1;
```

```
    EA = 1;
```

```
}
```

Delay program //Xms

```
void DelayXms(WORD x)
```

```
{
```

```
    do
```

```
    {
```

```
        flms = FALSE;
```

```
        while (!flms);
```

```
    } while (x--);
```

```
}
```

// Serial port data transmission program

```
BYTE UartSend(BYTE dat)
```

```
{
```

```
    while (UartBusy);
```

```
    UartBusy = TRUE;
```

```
    ACC = dat;
```

```
    TB8 = P;
```

```
    SBUF = ACC;
```

```
    return dat;
```

```
}
```

// Serial communication initialization

```
void CommInit(void)
```

```
{
```

```
    UartRecvStep = 0;
```

```
    TimeOut = 20;
```

```
    UartReceived = FALSE;
```

```
}
```

// Send serial communication data packets

```
void CommSend(BYTE size)
```

```

{
    WORD sum;
    BYTE i;

    UartSend(0x46);
    UartSend(0xb9);
    UartSend(0x6a);
    UartSend(0x00);
    sum = size + 6 + 0x6a;
    UartSend(size + 6);
    for (i=0; i<size; i++)
    {
        sum += UartSend(TxBuffer[i]);
    }
    UartSend(HIBYTE(sum));
    UartSend(LOBYTE(sum));
    UartSend(0x16);
    while (UartBusy);

    CommInit();
}

```

Series of chips are carried out program

ISP BOOL Download(BYTE *pdat, long size)

```

{
    BYTE arg;
    BYTE offset;
    BYTE cnt;
    WORD addr;

    //Handshake CommInit();

    while (1)
    {
        if (UartRecvStep == 0)
        {
            UartSend(0x7f);
            DelayXms(10);
        }
        if (UartReceived)
        {
            arg = RxBuffer[4];
            if (RxBuffer[0] == 0x50) break;
            return FALSE;
        }
    }
}

```

Setting parameters Set the parameters such as the highest baud rate used from the chip and the waiting time,

```

//
TxBuffer[0] = 0x01;
TxBuffer[1] = arg;
TxBuffer[2] = 0x40;
TxBuffer[3] = HIBYTE(RL(MAXBAUD));
TxBuffer[4] = LOBYTE(RL(MAXBAUD));
TxBuffer[5] = 0x00;
TxBuffer[6] = 0x00;
TxBuffer[7] = 0x97;
CommSend(8);
while (1)

```



```

        if (TimeOut == 0) return FALSE;
        if (UartReceived)
        {
            if (RxBuffer[0] == 0x01) break;
            return FALSE;
        }
    }
}

```

```

prepare_TH1 =
HIBYTE(BR(MAXBAUD)); TL1 =
LOBYTE(BR(MAXBAUD)); DelayXms(10);
TxBuffer[0] = 0x05;
TxBuffer[1] = 0x00;
TxBuffer[2] = 0x00;
TxBuffer[3] = 0x5a;
TxBuffer[4] = 0xa5;
CommSend(5);
while (1)
{

```

```

        if (TimeOut == 0) return FALSE;
        if (UartReceived)
        {
            if (RxBuffer[0] == 0x05) break;
            return FALSE;
        }
    }
}

```

```

erase_DelayXms(10);
TxBuffer[0] = 0x03;
TxBuffer[1] = 0x00;
TxBuffer[2] = 0x00;
TxBuffer[3] = 0x5a;
TxBuffer[4] = 0xa5;
CommSend(5);
TimeOut = 100;
while (1)
{

```

```

        if (TimeOut == 0) return FALSE;
        if (UartReceived)
        {
            if (RxBuffer[0] == 0x03) break;
            return FALSE;
        }
    }
}

```

Write user code

```

//
DelayXms(10);
addr = 0;
TxBuffer[0] = 0x22;
TxBuffer[3] = 0x5a;
TxBuffer[4] = 0xa5;
offset = 5;
while (addr < size)
{

```

```

TxBuffer[1] = HIBYTE(addr);

```

```

TxBuffer[2] = LOBYTE(addr);
= 0;

```

```

while (addr < size)
{
    TxBuffer[cnt+offset] = pdat[addr];
    addr++;
    cnt++;
    if (cnt >= 128) break;
}
CommSend(cnt + offset);
while (1)
{
    if (TimeOut == 0) return FALSE;
    if (UartReceived)
    {
        if ((RxBuffer[0] == 0x02) && (RxBuffer[1] == 'T')) break;
        return FALSE;
    }
    TxBuffer[0] = 0x02;
}
}

```

Write hardware options

If you do not need to modify the hardware options, this step can be skipped directly. All hardware options at this time

remain unchanged. The frequency is the last adjusted frequency.

If you write hardware options, the frequency will be fixed, and other options are restored to factory settings.

It is recommended to use the **Download** software to set up the hardware options from the chip.

Use the main chip again in the future, do not write hardware options when downloading programs from the chip.

```

//DelayXms(10);
//for (cnt=0; cnt<128; cnt++)
//{
//
//    TxBuffer[cnt] = 0xff;
//}
//TxBuffer[0] = 0x04;
//TxBuffer[1] = 0x00;
//TxBuffer[2] = 0x00;
//TxBuffer[3] = 0x5a;
//TxBuffer[4] = 0xa5;
//TxBuffer[33] = arg;
//TxBuffer[34] = 0x00;
//TxBuffer[35] = 0x01;
//TxBuffer[41] = 0xbf;
//TxBuffer[42] = 0xbd;
//TxBuffer[42] = 0xad;
//TxBuffer[43] = 0xf7;
//TxBuffer[44] = 0xff;
//CommSend(45);
//while (1)
//{
//
//    if (TimeOut == 0) return FALSE;
//
//    if (UartReceived)
//    {
//
//        if ((RxBuffer[0] == 0x04) && (RxBuffer[1] == 'T')) break;
//        return FALSE;
//    }
//}
//}
download complete;return TRUE;
}

```

//P5.4 for IO mouth
//P5.4 For the reset pin

```
char code DEMO[256] =
```

```
{
```

```
    0x80,0x00,0x75,0xB2,0xFF,0x75,0xB1,0x00,0x05,0xB0,0x11,0x0E,0x80,0xFA,0xD8,0xFE,
```

```
    0xD9,0xFC,0x22,
```

```
};
```

Remarks: If users need to set different operating frequencies, please refer to and 7.2.6. Sample code of the chapter

STC MCU

Appendix

Use a third-party application to call LIP project program to download the MICROCONTROLLER ISP

Used STC ISP The release project program generated by the downloaded software users can directly double-click the published project program to download. A method for calling when the download, you can also call the release project program in a third-party application. The following two are introduced. The first is that the project program is running.

Simple call

In a third-party application, it is just a simple process of creating a publishing project program. All other download operations are carried out by the project program. At this time, the third-party application only needs to wait for the publishing project program to complete the operation, and then return to the main process.

code VC

```
BOOL TspProcess()
```

```
{
```

```
// Define related variables
```

```
STARTUPINFO si;
```

```
PROCESS_INFORMATION pi;
```

```
CString path;
```

```
// Publish the full path of the project program
```

```
path = _T("D:\\Work\\Upgrade.exe");
```

```
// Variable initialization
```

```
memset(&si, 0, sizeof(STARTUPINFO));
```

```
memset(&pi, 0, sizeof(PROCESS_INFORMATION));
```

```
// Set startup variables
```

```
si.cb = sizeof(STARTUPINFO);
```

```
GetStartupInfo(&si);
```

```
si.ShowWindow = SW_SHOWNORMAL;
```

```
si.dwFlags = STARTF_USESHOWWINDOW;
```

```
// Create and publish the project program process
```

```
if (CreateProcess(NULL, (LPCTSTR)path, NULL, NULL, FALSE, 0, NULL, NULL, &si, &pi))
```

```
{
```

```
// Wait for the release project program operation to complete
```

```
// Since the main process will be blocked here, it is recommended to create a new worker process and wait in the worker process.
```

```
WaitForSingleObject(pi.hProcess, INFINITE);
```

```
// Clean-up work
```

```
CloseHandle(pi
```

```
hThread); CloseHandle(pi.hProcess);
```

```
return TRUE;
```

```
}
```

```
else
```

```
{
```

```
AfxMessageBox(_T("Creation process failed !"));
```

```
return FALSE;
```

}

}

Advanced call

The process of creating and publishing a project program in a third-party application, and performing it in a third-party application, including programming, stop debugging, and developing it with the project program in the release project program.

VC code

// Define the data structure of the callback function parameters

```
struct CALLBACK_PARAM
```

```
{
```

```
    DWORD dwProcessId;
```

```
    ID//Main process
```

```
    HWND hMainWnd;
```

```
    //Main window handle
```

```
};
```

// The callback function of the enumeration window, used to obtain the handle of the main window

```
BOOL CALLBACK EnumWindowCallBack(HWND hWnd, LPARAM lParam)
```

```
{
```

```
    CALLBACK_PARAM *pcp = (CALLBACK_PARAM *)lParam;
```

```
    DWORD id;
```

```
    GetWindowThreadProcessId(hWnd, &id);
```

```
    if ((pcp->dwProcessId == id) && (GetParent(hWnd) == NULL))
```

```
    {
```

```
        pcp->hMainWnd = hWnd;
```

```
        return FALSE;
```

```
    }
```

```
    return TRUE;
```

```
}
```

```
BOOL IspProcess()
```

```
{
```

// Define related variables

```
STARTUPINFO si;
```

```
PROCESS_INFORMATION pi;
```

```
CALLBACK_PARAM cp;
```

```
CString path;
```

// Publish some of the ID

controls in the project program const = 1046;

```
UINT ID_PROGRAM const UINT ID_STOP = 1044;
```

```
const UINT ID_COMPORT = 1009;
```

```
const UINT ID_PROGRESS = 1044;
```

// Publish the full path of the project program

```
path = _T("D:\\Work\\Upgrade.exe");
```

// Variable initialization

```
memset(&si, 0, sizeof(STARTUPINFO));
```

```
memset(&pi, 0, sizeof(PROCESS_INFORMATION));
```

```
memset(&cp, 0, sizeof(CALLBACK_PARAM));
```

//Set startup variables

```
si.cb = sizeof(STARTUPINFO);
```

```
GetStartupInfo(&si);
```

```
si.wShowWindow = SW_SHOWNORMAL;
```

// If this is set to

The release project program will not be displayed.

// The operation interface of operations can be performed in the background

```
si.dwFlags = STARTF_USESHOWWINDOW;
```

// Create and publish the project program process

```
if (CreateProcess(NULL, (LPCTSTR)(LPCTSTR)path, NULL, NULL, FALSE, 0, NULL, NULL, &si, &pi))
```

```
{
```

// Wait for the initialization of the release project program process to complete

```
WaitForInputIdle(pi.hProcess, 5000);
```

// Get the handle of the main window of the publishing project program

```
cp.dwProcessId = pi.dwProcessId;
```

```
cp.hMainWnd = NULL;
```

```
EnumWindows(EnumWindowCallback, (LPARAM)&cp);
```

```
if (cp.hMainWnd != NULL)
```

```
{
```

```
HWND hProgram;
```

```
HWND hStop;
```

```
HWND hPort;
```

// Get the handle of some controls in the main window of the publishing project program

```
hProgram = ::GetDlgItem(cp.hMainWnd, ID_PROGRAM);
```

```
hStop = ::GetDlgItem(cp.hMainWnd, ID_STOP);
```

```
hPort = ::GetDlgItem(cp.hMainWnd, ID_COMPORT);
```

// Set the serial port number in the release project program. The first parameter is 3

```
::SendMessage(hPort, CB_SETCURSEL, 0, 0);
```

// Trigger the programming button to start

```
::SendMessage(hProgram, BM_CLICK, 0, 0);
```

// Wait for the programming to complete

// Since the main process will be blocked here, it is recommended to create a new worker process and wait in the worker process.

```
while (!::IsWindowEnabled(hProgram));
```

// Close the release project program after the programming is complete

```
::SendMessage(cp.hMainWnd, WM_CLOSE, 0, 0);
```

```
}
```

// Wait for the process to end

```
WaitForSingleObject(pi.hProcess, INFINITE);
```

// Clean-up work

```
CloseHandle(pi.hThread); CloseHandle(pi.hProcess);
```

```
return TRUE;
```

```
}
```

```
else
```

```
{
```

```
AfxMessageBox_T("Creation process failed");
```

```
return FALSE;
```

```
}
```

```
}
```

STC MCU

M Appendix STC8H

Series of orthogonal decoding examples (Chengdu Feifeike)

(Provided by friendship)


Subject to Entrusted, this article is intended for sharing and series of microcontroller module implements the orthogonal decoding function. One-step realization of two-way speed measurement of the encoder output of the quadrature encoded signal.

Hardware platform: fly-by-fly + Feet fly by the core board the mini Quadrature encoder

compilation environment :

keil V9.60

Host computer: serial port assistant



From the previous open source libraries of Yifei Technology, we can understand that there is no orthogonal decoding routine in the operation of the PWM Module, if we recommend the use of quadrature coding encoder, it means that one encoder needs to occupy one

PWM

Module, however, this year's energy-saving group requires the production of a balanced trolley, which means that there are two motors, so two modules of the microcontroller will be occupied, but the motor control of the trolley also requires functions, so it is not recommended.

The module implements quadrature decoding, but it is recommended that everyone use an encoder with directional output, so that the module can capture the direction of rotation. Of course, you can also have another idea, using one module to implement the speed measurement of one quadrature-coded encoder, and another module to implement the directional signal.

The motor uses an encoder with a directional signal and an ordinary timer to capture the pulse. This scheme is feasible, but there is no need for a directional signal.

One more thing to note, use PWM Module counting is not the same as using a timer module to capture pulse counting. PWM

The module captures encoder data through edge counting, which means that this module counts when the rising or falling edge occurs, and the timer captures the pulse to obtain the number of high and low level flips. Here we will find out

through experiments that we use the same method to collect data from the motor, but the data collected by the timer is twice as much as the pulse data captured by the timer, but this is not a doubling of the results. Get taller, just the counting method of the single chip microcomputer has led to a doubling of the results.

The following is an example program for collecting quadrature encoded signals and outputting encoders :
the language code used

```

#include "headfile. h"

int16 encoder_data;

//-----
//@brief          PWM_A      Module orthogonal decoding initialization
//@param          void
//@return         void
//@since         v1.0

//Sample usage: PWM_A_encoder_init();

//@note
//-----

void PWM_A_encoder_init(void)
{
    P_SW2 |= 1<<7;
    PWM_A_ARR = 0xFFFF;

    PWM_A_CCMR1 |= 1<<0;
    PWM_A_CCMR2 |= 1<<0;
    PWM_A_SMCR |= 1<<0;

    PWM_A_CRI |= 1<<0;
    PWM_A_PS |= 1<<2;
}

//-----
//@brief          PWM_A      The module obtains the orthogonal decoding value
//@param          void
//@return         void
//@since         v1.0

//Sample usage: encoder_data = PWM_A_get_encoder();

//@note
//-----

int16 PWM_A_get_encoder(void)
{
    int16 res;

    res = PWM_A_CNTR;
    PWM_A_CNTR = 0;
    return res;
}

//-----
//@brief          Timer      0.5ms      Interrupt service function
//@param          void
//@return         void
//@since         v1.0

//Sample usage:
//@note
//-----

void TM0_Isr() interrupt 1
{
    encoder_data = PWM_A_get_encoder();
}

void main()

```

Initialize orthogonal decoding

Enable access

Set the automatic reload value When the value of automatic reloading is 0, The counter does not work.

Mapped in `TI1FP1` **Pir** **Obtain direction**

mapped in `TI2FP2` **Pir** **Obtain direction**

Encoder mode `TI1FP1` **According to the level,**

The counter is here **the edge is upward** **Count down**

Channel use `P10,PWMB` **Channel use** `P22`

Get orthogonal decoding value

Save the value of the current counter

Clear the counter

Get the value of the quadrature decoding encoder

```

{
    DisableGlobalIRQ(); // Turn off the total interrupt
    board_init(); // Initialize the internal register, do not delete this code.
    pit_timer_ms(TIM_0, 5); // Execute once // Initialize the timer , 5ms
    PWMA_encoder_init(); //PWMA The module is initialized to orthogonal decoding function
    EnableGlobalIRQ(); // Turn on the total interrupt
    while(1)
    {
        delay_ms(100); // Output print information once
        printf("encoder_data = %d \r\n", encoder_data); // 100ms // Print encoder data per serial port
    }
}

```

Demo video link : <https://www.bilibili.com/video/BV1zT4y177Ht>

Video description: We will compile the written routine, then download it to the microcontroller, open the serial port assistant to receive the data and the rotary encoder observes the data changes. We found that when the encoder is not rotating, the output data is 0, and when the encoder starts to rotate, it will output both positive and negative values, the faster the rotation, the greater the absolute value of the value, the positive and negative are used to indicate the rotation direction, which direction is positive and which direction is negative can be defined by yourself. At the same time, the data collection is

Once, so the printed data is equivalent to intermittent, and at the same time because of the high precision of the line, so the data is observed to be very stable. The change is relatively large, but if the motor is used to drive by the duty cycle, you can see that the data output of the encoder is very stable.

Serial port assistant receives screenshots of data :

The figure below shows the data that the orthogonally encoded encoder rotates clockwise and the angular velocity gradually increases.


SSCOM V5.13.1 串口/网络数据调试器,1
 通讯端口 串口设置 显示 发送 多字符

```

[12:28:09.163]收 ← encoder_data = 0
[12:28:09.275]收 ← encoder_data = 0
[12:28:09.388]收 ← encoder_data = 0
[12:28:09.501]收 ← encoder_data = 0
[12:28:09.613]收 ← encoder_data = 0
[12:28:09.724]收 ← encoder_data = 6
[12:28:09.838]收 ← encoder_data = 15
[12:28:09.950]收 ← encoder_data = 18
[12:28:10.062]收 ← encoder_data = 44
[12:28:10.175]收 ← encoder_data = 51
[12:28:10.288]收 ← encoder_data = 67
[12:28:10.400]收 ← encoder_data = 67
[12:28:10.513]收 ← encoder_data = 78
[12:28:10.625]收 ← encoder_data = 68
[12:28:10.737]收 ← encoder_data = 63
[12:28:10.850]收 ← encoder_data = 87
[12:28:10.962]收 ← encoder_data = 112

```

The figure below is the data when the orthogonally encoded encoder rotates counterclockwise and the angular velocity gradually increases.



```
SSCOM V5.13.1 串口/网络数据调试器, f
通讯端口 串口设置 显示 发送 多字符
[12:28:23.330]收←◆encoder_data = 0
[12:28:23.443]收←◆encoder_data = 0
[12:28:23.554]收←◆encoder_data = 0
[12:28:23.667]收←◆encoder_data = 0
[12:28:23.780]收←◆encoder_data = 0
[12:28:23.892]收←◆encoder_data = -74
[12:28:24.005]收←◆encoder_data = -120
[12:28:24.117]收←◆encoder_data = -152
[12:28:24.229]收←◆encoder_data = -165
[12:28:24.342]收←◆encoder_data = -210
```

N Appendix in Keil How to create a multi-file project in

In Keil In general, relatively small projects have only one source file, but for some slightly complex projects, multiple source files are often used. The method of creating a multi-file project is as follows :


1, Open first in the menu "Medium selection" "New uVision Project..."



You can complete the establishment of an empty project

2 , In the project tree of the empty project, right-click " Group "Source Group 1" ... "


", and select "in the context menu" "Add Existing Files"



3、 In the pop-up file dialog box, add the source file multiple times



The establishment of a multi-file project can be completed as shown in the figure below




STC

Appendix About the interrupt number is greater than 31 in Keil C51 Compilation error

Deal with

in Keil of C51 In the compilation environment, the interrupt number must be less than 31, that is, the interrupts supported.




The table below is List of current interrupts for all series :

Interrupt number	Interrupt vector	Interrupt
0	0003 H	type INT0
1	000B H	Timer 0
2	0013 H	INT1
3	001B H	Timer 1
4	0023 H	serial port 1
5	002B H	ADC
6	0033 H	LVD
7	003B H	PCA
8	0043 H	serial port 2
9	004B H	SPI
10	0053 H	INT2
11	005B H	INT3
12	0063 H	Timer 2
13	006B H	
14	0073 H	
15	007B H	Internal system
		interrupt Internal system interrupt

16	0083 H	INT4
17	008B H	serial port
18	0093 H	serial port
19	009B H	Timer 3
20	00A3 H	Timer comparator
21	00AB H	waveform
22	00B3 H	generator 0
23	00BB H	Abnormal waveform generator
24	00C3 H	I2C
25	00CB H	USB
26	00D3 H	PWMA
27	00DB H	PWMB
28	00E3 H	Waveform generator 1, waveform
29	00EB H	generator, waveform generator, waveform generator, 2
30	00F3 H	generator, waveform generator, waveform generator, 3
31	00FB H	waveform generator Waveform generator
32	0103 H	, waveform generator 5, abnormal
33	010B H	waveform generator 2, abnormal
34	0113 H	touch button 4
35	011B H	
36	0123 H	RTC
37	012B H	P0 Port Interrupt Port
38	0133 H	P1 Interrupt port Interrupt
39	013B H	P2 Port Interrupt Port
40	0143 H	P3 Interrupt Port Interrupt
41	014B H	P4 Port Interrupt
42	0153 H	P5 Port Interrupt
43	015B H	P6 Port Interrupt
44	0163 H	P7 Port Interrupt
45	016B H	P8 Port Interrupt
46	0173 H	P9 Port Interrupt

It is not difficult to find that from the waveform generator and all subsequent interrupt service routines, the program compilation errors in both, as shown in the




There are three ways to deal with this (all require the help of assembly code, the preferred method is recommended),

Method Borrower


0-31 The signal is interrupted, the first is a reserved interrupt number, we can borrow this interrupt number

The steps are

Change: the interrupt number we reported the error to "13", as shown below :




2 , Create a new assembly language file, such as " " Add to the project and at the address "Add one in the place" "006BH", as shown below :




3, Compilation can be passed.

Pass by at this time", as shown below : After the compiler is compiled, there is one here." , in 0103H There is one here





When the line occurs", When interrupted, the hardware will automatically jump to the real interrupt service program, as shown in the figure below : Address execution" , and then in Execute again




After the execution of the interrupt service program is completed, it will be passed again . The command returns. The entire interrupt response process is just one more execution


Method: and method similarly, borrow unused ones in the user program. The interrupt number

For example, in the user's code, it is not used Interrupt, you can use the above code as a similar modification of :





Execution effect and method. In the same time, this method is suitable for multiple interrupt numbers. In this situation, the interrupt numbers need to be remapped.




Method: Define the interrupt service program as a subroutine, and then in the interrupt entry address in the assembly code


use `LCALL` Instruction execution service program

The steps are as follows :

1 , First remove the interrupt service program "Attributes, defined as ordinary subroutines




2 , And then in the compilation of the filter the address code as shown in the figure below




3

The place of the address is to interrupt the service program, and after the compilation is passed, i



This method does not require remapping the interrupt entry, but there is a problem with this method. Which registers need to be pressed into the stack in the assembly file, the assembly code of the program is determined. Generally includes DPH

PSW In addition to the stack must be pressed, which other registers are used in the user's subroutine, and which registers must be pressed



Appendix Electrical characteristics

P1 Absolute maximum rating

Parameter	Minimum value	Maximum value	unit	description
storage temperature	-55	+150	°C	
Operating temperature	-40	+85	°C	<p>If the operating temperature is higher than 85°C (For example, the frequency inside IRC has a large temperature drift at high temperatures, it is recommended to use an external high temperature clock or crystal oscillator. In addition, the frequency does not change when the temperature is high. If you must use an internal clock, it is recommended to use an external highly reliable active clock.</p> <p>Operating frequency; if the system must run at a higher frequency, please use an external highly reliable active clock.</p> <p>If the operating temperature is 135°C, the operating voltage cannot be too high. Low, highly recommended. The voltage should not be lower than V_{DD}. In addition, the rising speed of the power supply must also be as fast as possible, preferably controlled at the millisecond level.</p>
Operating voltage	1.9	5.5	V	
VDD Ground voltage	-0.3	+5.5	V	
I/O port ground voltage	-0.3	VDD+0.3	V	

P 2 DC characteristics (3.3V)

(VSS=0V , VDD=3.3V , Test temperature =25°C)

Label	parameters	Typical range				Test environment
		Minimum value	value	Maximum value	unit	
I _{PD}	Power-down mode, current ,	-	0.4	-	uA	
I _{WKT}	power-down, wake-up timer , low voltage		1.5	-	uA	
I _{LVD}	detection module, power consumption		10	-	uA	
I _{CMP}	Comparator power consumption		90	-	uA	
I _{IDL}	idle mode current (internal 32KHz)	-	0.48	-	mA	Equivalent to traditional 8051
	Idle mode current (6MHz)	-	0.88	-	mA	Of the equivalent to traditional 8051
	Idle mode current (Idle 12MHz)	-	1.00	-	mA	equivalent to traditional , equivalent to traditional
	mode current (normal 24MHz)	-	1.16	-	mA	, equivalent to traditional 8051
I _{NOR}	mode current (internal 32KHz)	-	0.48	-	mA	, equivalent to traditional 8051
	Normal mode current (4KHz)	-	0.88	-	mA	Equivalent to traditional 8051
	Normal mode current (60KHz)	-	0.88	-	mA	Equivalent to traditional 8051
	Normal mode current (700KHz)	-	0.90	-	mA	Equivalent to traditional 8051
	Normal mode current (800KHz)	-	0.91	-	mA	Equivalent to traditional , 11M
	Normal mode current (900KHz)	-	0.91	-	mA	equivalent to traditional , of , of , of ,
	Normal mode current (1MHz)	-	0.94	-	mA	equivalent to traditional , equivalent
	Normal mode current (2MHz)	-	1.05	-	mA	to tradition , equivalent , of , of , of ,
	Normal mode current (3MHz)	-	1.17	-	mA	to tradition , equivalent to tradition 8051 40M
	Normal mode current (4MHz)	-	1.26	-	mA	, equivalent to traditional 8051 53M
	Normal mode current (5MHz)	-	1.40	-	mA	, equivalent to traditional 8051 of , of , of 158M
	Normal mode current (6MHz)	-	1.49	-	mA	, equivalent to traditional 8051
	Normal mode current (12MHz)	-	2.09	-	mA	, equivalent to traditional 8051
	Normal mode current (24MHz)	-		0.99		Equivalent to traditional 8051
V _{IL1}	Input low level	-	-	1.07	V	Turn on Schmidt trigger
		1.18	-		V	Turn off Schmidt trigger
V _{IH1}	Input high level (normal I ^O)	1.09	-	-	V	Turn on Schmidt trigger
		1.18	-	-	V	Turn off Schmidt trigger
V _{IH2}	input high level (reset pin)		-	0.99	V	
I _{OL1}	Output low-level sink current , output		20	-	mA	Port voltage 0.45V
I _{OH1}	high-level current (bidirectional mode) , output		110	-	uA	
I _{OH2}	high-level current (push-pull mode)	-	20	-	mA	Port voltage 2.4V
I _{IL}	Logic 0 Input current	-	-	50	uA	Port voltage 0V
I _{TL}	to logic to 1 The transfer current	100	270	600	uA	Port voltage 0.0V
R _{PU}	I/O Port pull-up resistor	5.8	5.9	6.0	K Ω	
I/O speed	I/O High current drive , Fast conversion ,		25		MHz	PxDR=0, PxSR=0
	I/O fast conversion ,		22		MHz	PxDR=1, PxSR=0
	I/O Low current drive , slow conversion		16		MHz	PxDR=0, PxSR=1
	I/O , slow conversion		12		MHz	PxDR=1, PxSR=1
compare device	High current drive Fastest Speed		10		MHz	Turn off all analog and digital filtering
	I/O analog filtering time		0.1		us	
	Low current drive ,					

			0		System clock	LCDTY = 0
			n+2			LCDTY=n (n=1~63)
I_{PD2}		Digital filtering time , power-down mode power consumption when the comparator is enabled	400	-	uA	
I_{PD3}	Enable LVD	Power consumption in power-down mode	470	-	uA	

STC MCU

P 3 DC characteristics (5.0V)

(VSS=0V , VDD=5.0V , Test temperature =25°C)

Label	parameters	Typical range				Test environment
		Minimum value	value	Maximum value	unit	
I _{PD}	Power-down mode, current ,	-	0.6	-	uA	
I _{WKT}	power-down, wake-up timer , low voltage		4.4	-	uA	
I _{EVD}	detection module, power consumption		30	-	uA	
I _{CMP}	Comparator power consumption		90	-	uA	
I _{IDL}	idle mode current (internal 2KHz)	-	0.58	-	mA	Equivalent to tradition 0.5M
	Idle mode current (6MHz)	-	0.98	-	mA	, equivalent to tradition 0.5M
	idle mode current (12MHz)	-	1.10	-	mA	Equivalent to tradition 158M
	Idle mode current (24MHz)	-	1.25	-	mA	, equivalent to tradition 17M
I _{NOR}	Normal mode current (internal 32KHz)	-	0.58	-	mA	, equivalent to tradition 0.5M
	Normal mode current (4KHz)		0.97		mA	Equivalent to traditional 148051
	Normal mode current (60KHz)		0.97		mA	Equivalent to traditional 148051
	Normal mode current (700KHz)		1.00		mA	Equivalent to traditional 148051
	Normal mode current (800KHz)		1.01		mA	Equivalent to tradition , 11M8051
	Normal mode current (900KHz)		1.01		mA	equivalent to tradition , of , of , of ,
	Normal mode current (1MHz)		1.03		mA	equivalent to tradition , equivalent
	Normal mode current (2MHz)		1.15		mA	to tradition, equivalent to tradition , of ,
	Normal mode current (3MHz)		1.27		mA	, equivalent to tradition
	Normal mode current (4MHz)		1.35		mA	, equivalent to tradition
	Normal mode current (5MHz)		1.49		mA	of , of , of 158M
	Normal mode current (6MHz)	-	1.59	-	mA	, equivalent to tradition
	Normal mode current (12MHz)	-	2.19	-	mA	Equivalent to tradition 317M
	Normal mode current (24MHz)	-	3.27	-	mA	, equivalent to tradition 8051
V _{IL1}	Input low level	-	-	1.32	V	Turn on Schmidt trigger Turn
		-	-	1.48	V	off Schmidt trigger Turn on
V _{IH1}	Input high level (normal I ⁰)	1.60	-	-	V	Schmidt trigger Turn off Schmidt
		1.54	-	-	V	trigger 12M 13M 26M 40M 53M 66M 79M
V _{IH2}	input high level (reset pin)	1.60	-	1.32	V	
I _{OL1}	Output low-level sink current , output		20	-	mA	Port voltage 0.45V
I _{OH1}	high-level current (bidirectional mode) , output		200	-	uA	
I _{OH2}	high-level current (push-pull mode)	-	20	-	mA	Port voltage 0.4V
I _{IL}	Logic 0 Input current	-	-	50	uA	Port voltage 0V
I _{TL}	to logic to 1 The transfer current	100	270	600	uA	Port voltage 2.0V
R _{PU}	I/O Port pull-up resistor	4.1	4.2	4.4	KΩ	
I/O speed	I/O High current drive , Fast conversion ,		36		MHz	PxDR=0, PxSR=0
	I/O fast conversion ,		32		MHz	PxDR=1, PxSR=0
	I/O Low current drive , slow conversion		26		MHz	PxDR=0, PxSR=1
	I/O , slow conversion		22		MHz	PxDR=1, PxSR=1
compare device	High current drive Fastest Speed		10		MHz	Turn off all analog and digital filtering
	I/O analog filtering time		0.1		us	
	Low current drive ,					

	Digital filtering time , power-down mode power consumption when the comparator is enabled	0 n+2		System clock	LCDTY = 0 LCDTY=n (n=1-63)
I _{PD2}		460	-	uA	
I _{PD3}	Enable LVD Power consumption in power-down mode	520	-	uA	

P 4 Port drive capability (corresponding to the given current I_O)

(VSS=0V , VDD=5.0V , Test temperature =25°C)

Normal I/O push-pull output 1		
	Normal thrust	Strong thrust
10mA	4.50V	4.72V 4.49 V
20mA	4.00V	4.24 V
30mA	3.40V	3.96 V
40mA	2.31V	3.65 V
50mA	-	3.25 V
60mA	-	2.75 V
70mA	-	1.65 V
80mA	-	-

Normal I/O Push-pull output 0/quasi-bidirectional port output 0/Open-drain mode 0		
	General thrust	Strong thrust
10mA	0.34V	0.20V 0.35V
20mA	0.66V	0.52 V
30mA	1.04V	0.68 V
40mA	1.70V	0.88 V
50mA	-	1.14 V
60mA	-	1.44 V
70mA	-	1.93V
80mA	-	-

P 5 inside IRC Temperature drift characteristics (reference temperature 25°C)

temperature	Typical range value	
	Minimum value	Maximum value
-40°C ~ 85°C	-1.38%	+1.42%
-20°C ~ 65°C	-0.88%	+1.05%

P 6 Low voltage reset threshold voltage (test temperature level voltage)

threshold voltage (test temperature level voltage)
--

	Minimum value	Typical value	Maximum value
POR		(measured value) (1.69V~1.82V)	
LVR0		2.0V (1.88V~1.99V)	
LVR1		2.4V (2.28V~2.45V)	
LVR2		2.7V (2.58V~2.76V)	
LVR3		3.0V (2.86V~3.06V)	

STC MCU

Appendix Application precautions


Q.1 about STC12H series IO Precautions for mouth

1. STC12H Series of chips IO Mouth, except ISP Download port P3.0 and P3.1 Outside, the rest The initial after the port is powered on. The modes are all high-impedance input modes, and the user cannot directly output the level, so the user must use two registers to initialize the corresponding mode at the place where the program is initialized in order to use it normally. PxM0 PxM1
2. STC12H All series of chips IO IO The port can be set as the two-way port mode, strong push-pull output mode, and open-drain mode. Pull-up resistors can be independently enabled internally.
3. STC12H On high impedance input mode, in addition to each IO Mouth mode, such as Port, serial port, Mouth and SPI. Series chips will not be automatically set to high impedance input mode. Port, the user must set the corresponding port to the appropriate mode I2C
4. by himself. If the pin is a reset pin, the reset level is low
5. , pay special attention: Due to all the series STC12H IO (Except ISP Outside) After power-up, it is a high down Resistance input mode, Go directly to power-down mode, Shutdown mode, which will I/O The port is not fixed at this time. Before the shutdown mode, The mouth is based on the real The actual situation is Set mode of the mouth, for all unused external floating ones need to be set as a two-way port , And fix the output high level. Especially for those The pin of the chip, because there are some pins and ports inside the who are not wired to the external pins, so these are also in a floating state, and this part also needs to be set to prevail. IO to the port and the output is fixed at a high level.
6. STC12H series A Version chip IO The port is interrupted. After testing, it is found that there is a problem. Please do not

R Appendix QFN/DFN

Welding method of packaged components

STC In the packaging form of the product, the more popular ones have been added DFN Encapsulation. Due to this The pins of the chip in the form of a package are at the bottom of the chip, and it is difficult to weld manually. There are small companies on the market that specialize in welding engineering samples, which can undertake engineering If the user needs to weld by himself, please refer to the welding method below.



- 1, First of all, you need to prepare the following tools: electric soldering iron, hot air gun, tweezers, fixing
- 2, frame and other tools . The plates and chips that need to be welded are as follows Picture below: PCB



- 3, First tin the pad of the chip on the board :



- 4, Then put tin on the bottom of the chip. After this is finished, flatten it to minimize the tin, but not without it.




5. Adjust the temperature of the hot air gun, and the actual temperature, because the quality of the air gun is not the same, actually the air outlet is probably adjusted in the actual situation.




6. Put the chip on the pad, be sure to put it upright, and then blow it with a hot air gun at an even speed until the tin melts, generally within seconds. 20



7. Tin the chip side pins with a soldering iron



8. The effect after the welding is completed



About whether to bake before reflow soldering S Appendix

According to the international moisture sensitivity level (M_{SL3})

) According to the requirements of the specification, after the SMD components are disassembled

7 Within days, the reflow soldering patch must be completed, and if it is not completed, it must be baked at high temperature again.

Plastic pipe can't withstand a high temperature of more than degree Celsius. After the soldering is completed within days,

Otherwise, it will not be able to be removed before reflow soldering. temperature of more than one degree in a metal tray and bake it again

You can do it in an hour

LQFP/QFN/DEN

Pallet capacity At a high temperature of more than degree Celsius. After the soldering is completed within days,

Otherwise, it must be re-baked before reflow soldering : You can do it in an hour



T Appendix How to use a multimeter to detect the chip Good or bad mouth

According to the international moisture sensitivity level requirements of the specification, after the SMD components are disassembled within days, the reflow soldering patch must be completed, and if it is not completed, it must be baked at high temperature again. If the reflow soldering, the metal wire inside the chip may be pulled off due to uneven heating inside and outside the chip, and the final phenomenon is mouth damage.

When the microcontroller is designed on the chip, the protection diode, with Wanhe VCC GND. The measurement can be made with the diode monitoring file of the meter. The quality of the pins. Use a multimeter to measure the method to make a simple judgment as follows (note: A digital multimeter is used here)

First, adjust the multimeter to the diode detection gear, the chip under test does not need to be powered, and the multimeter's red watch pen is connected to I/O GND. The black meter pen measures each port in turn. If the parameters displayed by the multimeter are left and right, it means the protection diode is normal, that is, the wire is intact, if the displayed parameters show wiring inside the chip has been pulled off.

The above method is a method of detecting the wiring situation inside the chip.

In addition, if there is no protection circuit on the pins of the MICROCONTROLLER on the user board, overcurrent or overvoltage burned out. In order to detect whether the pin is burned out, in addition to using the above method to detect the protection diode, you also need to detect the protection diode detected by the detection port. The method of using the multimeter to detect the protection diode from the port is as follows:

First, adjust the multimeter to the diode detection gear, the chip under test should not be powered, and connect the black meter pen to VCC chip under test. pin. The red watch pen measures each port in turn. If the parameters displayed by the multimeter are left and right, it means that the inside of the protection diode received is normal. If the displayed parameter is, it means that this port of the chip has been damaged. vcc 0.7V

Mass production, how to eliminate the need for dedicated burning link

Mass production, you will be produced by Before the control board as the main control chip is assembled into the device, you must test the quality of your control board. Don't say If there is no problem, then

MCU After the patch is completed to your control board, you must test the quality of your control board. Don't say

It is to raise the bar, not to engage in production. As long as the production is carried out, there will be false welding, short circuit, misl So after the patch comes back, you have to test it before assembling it into STC MCU The quality of the control board , the shell . You have to assemble the good ones and repair and rescue the bad ones.

Testing, mass production, there must be a test stand, Connect to our U8W/U8W-Mini/STC-USB Link1 offline burning tool below , and also connect to other control parts

Pass USER-VCC P3.0 P3.1 GND Connect, ask the workers to turn on the power by S-VCC P3.0 P3.1 GND supply every time, don't you turn on the power supply automatically powers you STC

The cost of making a test stand for you only 100 Yuan, there are plexiglass, clamps, and thimbles.

1 A worker management that tests whether your control board is normal

Operation flow :

- 1, Will your The control board is stuck to the test stand STC
- 2, Will your MCU STC MCU The control board is stuck to the test stand, on the test stand The program on has been burned, Can't feel the burn
- Recording time
- 3, Test test stand 1 On the STC Whether the function of the main control board is normal, it is normally placed in the normal district
- 4, To the test stand 1 A new untested and unplanned control board on the card
- 5, Test the untested control board on the test stand, I don't know when the program was burned out unknowingly, and the new one has not been tested.
- Burning control board
- 6, Cycle step 1 to arrange burning personnel

Appendix In software 0xFD Description of the problem

As we all know, Software

All versions of the compiler have one called

The problem is mainly manifested in the word

The string cannot contain a coded Chinese character. The software will skip at compilation and garbled code appears.

Otherwise the official response

The character encoding is for internal use by the compiler, so

If included in the code is: when the string, Will be automatically skipped by the compiler.

The official solution: with

Add one after the encoded Chinese character. For example:

```
printf ("mathematics");
```

```
//Keil will display garbled code when printing after
```

```
printf ("number")\xfd Learn");
```

```
compilation //The display is normal
```

The "\xfd" here is standard C

The escape character in the code, "\x" means

The character is hexadecimal notation

Show will Hexadecimal number the subsequent insertion into the string.

Since the Chinese character encoding of "number" is

Compile into the target file, then skip, and only

manually supplemented by escape characters, one more is required.

add CA, so that it can be displayed normally.

Find the There are many patches on the Internet, basically only for

The software is effective. The method of patching is in the executable

key code in 0xFD the old version of [80 FB FD], and modified to [80 FB FE].

The key code found by this modification method is too simple and easy to modify.

To other unrelated places, resulting in inexplicable problems when the compiled object file is running.

Therefore, when the string in the code The solution provided by the official will be resolved

GB2312 In, including Coded Chinese The words are as follows:


In addition to waiting for the spy, Er captured Gengguo, accumulated arrows, embers,
Junkui, the cage, slowly condensing the pipa, driving three liters of water,
she listened to the delusion, the A because Bi Production of 搬 with
ze Xian Kai obliterate upon brood over WAN Cong Qian Surin
San bashfulness nervous Jair Quan wheat Jia tall mites 断 elixirs
Goblet of bream snoring

The characters of the project path name cannot coded Chinese characters, The software will not compile this correctly


project.

Appendix How to use STC-ISP Download software production and editing EEPROM file

Open any version of STC-ISP Download the software and select Page, click the data window, as shown below



When a black rectangular cursor appears, you can enter hexadecimal data, including numbers A-F (Universal case). After the data input is complete, click the "Save Data" button to save data.



X Appendix Can the MCU provide bare core?

Q : Can the single chip microcomputer provide bare core?

A : Bare core is not available for the time being. If you need a small chip area, you can use it ^{QFN48} And other small volumes package

STC MCU


Appendix STC12H

Replaced by a series of microcontrollers

Series of precautions

Single chip microcomputer instructions

Series of instruction codes and The series is exactly the same, STC12C56/54 Series of code shifts
 Planted to On, the operation is still correct, but STC12H STC12H The command speed ratio of the series The series should be fast ,
 STC12C56/54 The command system of the series belongs to instructions, and The instructions of the series belong to STC-Y6
 order , STC-Y6 Most of the instructions in the series only need one to execute there is an instruction delay code in the user code,
 You need to make adjustments. There is a comparison of each instruction in the instruction table of the software, as shown in the figure below



Operating voltage

STC12H The series is a wide-voltage chip, and the operating voltage range is the operating voltage range of the chip. STC12C56/54 1.9V ~ 3.6V ~ 5V
 series , 3V The operating voltage range of the chip is ~ 5.5V3V+
 Series and series are divided into 3.5V

Low voltage detection

STC12H Inside the series The low voltage detection is Two levels of series bits are optional.

System clock source

STC12H The series system clock can be internal, high-speed and high-precision, and can dynamically configure the software , External crystal oscillator and internal oscillator.

STC12C56/54 the series can only be downloaded when the hardware selects this oscillator.

Internal expansion

STC12H Series internal expansion for 1K byte , STC12C56/54 Series internal expansion for 512 byte

I/O mouth

STC12H After the series of microcontrollers are powered on, The series is different. Series list STC12C56/54

STC12H I/O STC12C56/54 The series is different. STC12C56/54 Series of single chip microcompu

have I/O After the series of microcontrollers are powered on, Quasi two-way port mode, and 8051 Series of microcontrollers addition to ISP Download foot

P3.0/P3.1 I/O The Except for the two-way port mode, all the rest The port is in high impedance input mode after power-up. 8051 An traditional

STC12C56/54 mode and port are both after power-up. After the series of microcontrollers are powered on, they are in quasi-bidirectional port mode and output a high level. T

Motor or Light, so there will be a moment when the microcontroller is powered on, the motor will move system

column After power-up, it is a high-impedance input mode, which can avoid this kind of malfunction of the motor and the motor. LED

Due to STC12H Series of microcontrollers addition to Download foot P3.0/P3.1 Except for the two-way port mode, the remaining por

The ports are all high-impedance input modes after power-up, so when the series needs to output signals to the outside world. I/O

You must first use the operating mode of the two register pairs to set it. PxM0 PxM1 I/O

Reset foot

series STC12H The mouth is generally regarded as used by the user when downloading

When it is the reset pin function, The port is the reset pin of the microcontroller (When the reset pin is low, the microcontroller is in foot)

Reset state, when the mcu is high, the reset state is released by the mcu. Series, when the reset pin is high, the microcontroller is in

the reset state, the microcontroller releases the reset state when the level is low.

So when the user enables The reset pin function of the port requires attention to the reset level.

EEPROM

Series of EEPROM Related special function registers and Incompatible. In addition, erasure and programming,

The waiting time setting is also different. Use register STC12C56/54 of IAP_CONTR Setting, setting is just a general

Frequency range value , A new register has been added to the series address : OF5H), dedicated to setting up

Waiting time for erasure and programming, And the user needs to be based on The working frequency, fill in directly

need to calculate, that is, the hardware will automatically calculate The operating frequency is IAP_TPS

the waiting time. (For example: just fill in the current one) 24

Timer

STC12H The series has a Bit timer , STC12C56/54 There are only two timers.

STC12H The series of timer and timer modes are 0 1 16 Bit automatic reload mode, and STC12C56/54 series

The timer 0 And the mode of the timer is the bit does not automatically reload mode. 1 0 13

STC12H Is an unshielded interrupt Bit automatic reload mode, and STC12C56/54

Series of timer 0 The pattern of The timer

of the mode series is dual 103 Bit timer mode.

serial port

The series has two serial ports , STC12H only STC12C56/54 STC12H The highest baud rate of all serial ports in the series is a
 Reach the system frequency $\times 1/4$, STC12C56/54 The fastest system frequency can only be clocked $\times 1/16$

ADC

Series and STC12H STC12C56/54 Series of ADC_CONTR Register address
 Incompatible. STC12H Two new registers have been added to the series : and ADCTIME
 ADCCFG Conversion DC_START Located in the register of BIT3, and
 STC12C56/54 series start ADC
 STC12H The series is located in ADC_CONTR bit of BIT6
 Conversion completion flag Located in the register of BIT4, and
 STC12C56/54
 STC12H The series is located in ADC_CONTR of BIT5
 The speed control is Located in the register of BIT6-BIT5, and
 STC12C56/54
 STC12H series ADC
 The series is located in ADCCFG of BIT3-BIT0
 Alignment control bit of the conversion located in the register of BIT5, and
 STC12C56/54
 STC12H bits of series series RESFMT Located in ADCCFG of BIT5
 A more accurate one has been added to the series Conversion timing control mechanism, through the register
 STC12H

PCA/PWM/CCP

STC12H The group of the PCA/PWM/CCP The first 0~2 The address of the special function register of the group module STC12C56/54
 Content, but the series is not compatible , The first 3 and the group register are defined in the area, and The first Group hosting STC12H
 The device is defined in XFR
 STC12H Series of PWM Mode can output bits bit/8 bit/10 bit PWM · STC12C56/54 Series can only be fixed output
 Out 8 bit.

SPI

STC12H Series of SPI The address and speed control of Incompatible.
 the relevant special function registers, STC12C56/54 STC12C56/54 Series of SPI speed
 STC12H SPI are the system clock, $\times 1/16$ $\times 1/64$ $\times 1/128$
 The control is the system clock $\times 1/4$

Watchdog

STC12H Series of watchdog-related special function register addresses and Incompatible.

Z Appendix Update record

2024/5/13

1. **update** USB **The price of a**
2. **increase** dual-serial chip **STC-USB Link1D** **The production steps of the tool master chip**

2024/4/30

1. **update** STC12H1K08 **Series selection price**
2. **update** STC12H1K08 **list series pin diagram** SOP16

2024/2/2

1. **Add interrupt response instructions , add**
2. **QR code for small shopping malls**
3. **Add the chip series name to each pin diagram called**
4. **Organize the structure of the document so that the register description is displayed**
5. **on the same page as much as possible. Correct the clerical errors in the document**
6. **and add a description of the process of power-up in the clock chapter.** MCU

2023/11/24

1. **The cover of the manual adds the QR code of the small mall**
2. **, and the catalog title is added to each package of the MCU**
3. **series . Update the tool picture in each package picture**
4. **. Update the description based on precautions.**
5. **I/O**
6. **Added to the introduction chapter of dual serial port chip** **USB** **serial port tool simulation and download schematic diagram**
7. **USB**
8. **Increase the use of tools and** **STC-USB Link1D**
9. **Update simulation download instructions** **USB**
10. **Add a tool instruction chapter for killing two birds**
with one stone, add a compiler introduction and project
settings chapter , and a more selected price list

2023/9/12

1. **Add MCU overview chapter**
2. **, add download flow chart**
A schematic diagram of the download line is added
to the minimum system pin diagram 3.

2023/1/10

1. **Add forum link**

2. **Update reference circuit diagram description**

2022/12/23

1. **update I2C Slave code sample program (improve code compatibility)**

2022/11/14

1. **ISP Download the capacitor in the reference circuit diagram and it is recommended to use it uniformly**

2022/10/31

1. **Increase the use and increase Download the reference circuit diagram tool to proceed ISP**
 2. **the software simulation Proceed ISP Downloaded reference circuit diagram**

2022/9/21

1. **Fixed typos in the comparator**
 2. **chapter , updated the official website ,**
 3. **updated the selection price list, added**
 4. **advanced application chapters**
Added the chapter on mandatory digital signature
instructions for turning off the driver 5.

2022/3/9

1. **Correct clerical errors in the document**
 2. **Update the list of special function registers Series only (P1IE and P2IE)**
 3. **Update application precautions regarding port interruption I/O**

2021/12/17

1. **Correct timer 2/3/4 The timing calculation formula**

2021/10/29

1. **Correct typos in the document**
 2. **and add pin diagrams SOP16**

2021/8/26

1. **correction ADC Annotation error in the chapter sample program**

2021/6/26

1. **Fixed the wrong name of the crystal oscillator pin port**

2021/5/10

1. **increase** ADC **Power switch delay description**
2. **Increase use** The first AD715 **Description of the principle and calculation formula of the input voltage of the external channel of the channel**
3. **Modify the maximum available for some series** Error description of size **FLASH**
4. **Increase timer** 2/3/4 **Description of the interrupt flag**

2021/2/26

1. **Add relevant simulation** Download instructions
2. **Add timer, timer, timer,** Bit clock prescaler register description **3 8**

2021/2/4

Reset the initial value of the register

CLKDIV correction 1.

1. **Add a description of the initial value of the special function register**
2. **Add the application reference circuit diagram under the pin diagram**

2020/11/25

1. **Correct errors in some sample programs**
2. **, update the sample price list, correct**
3. **the description error in the document**

2020/10/16

Reference price of series of microcontrollers

STC12H update 1.

1. **Description of increasing the load capacitance of the external crystal oscillator circuit** 2.

2020/9/23

1. **create** STC12H **Series of single chip microcomputer technical reference manual document**

Standard sales contract for this series of products

one. Product quality standards: the goods are brand new and Quality standards with

Two. Supplier responsibility: In the case of quality problems of the supplier, after confirmation by both parties, the buyer will return the chip, for each replacement, and the warranty will be one year. Three. Buyer's responsibility :

A , Acceptance: At the time of express delivery, the buyer confirms that the quantity is correct, no chips are scattered, no pins are deformed. Then sign for it. If there is an abnormal buyer who cannot sign for it, the courier company shall bear the responsibility. Once the buyer acknowledges that the supplier has completed the order as required, and there is no longer any other joint and several liability. , Storage

B to the international humidity sensitivity (3_{MSL3}) According to the requirements of the specification, after the SMD components are disassembled

168 Within hours , LQFP/QFN/DFN Pallet capacity At a high temperature of more than degrees, 125°C reflow soldering

7 Within days the reflow soldering patch must be completed. If it is not completed, it must be re-baked. The plastic tube can withstand high temperatures above zero for hours. After disassembling the vacuum packaging, the

soldering: The plastic tube can withstand high temperatures above zero for hours. After disassembling the vacuum packaging, the patch is completed, otherwise it will not be able to be restored before reflow soldering. The reflow soldering temperature of more than one degree in a metal

100 The patch is completed, otherwise it will not be able to be restored before reflow soldering. The reflow soldering temperature of more than one degree in a metal

110-125 $^{\circ}\text{C}$, 4-8

You can do it in an hour

Since the goods returned by customers often contain products of unknown origin, and the original SMD device is disassembled and vacuum packaged

Complete the reflow soldering patch process within hours and days.

Our company has no production capacity to re-test the returned devices in detail and then re-bake them. We are unable to evaluate the quality of

returned by customers . In order to ensure the interests of all customers, once the products are shipped out of the warehouse, they will be

to ensure quality and ensure the safety of all customers..

Four. Dispute resolution method: If this contract is not exhaustive or there is a dispute, the two parties shall negotiate and resolve it. If the negotiation fails, the dispute shall be resolved by arbitration at the supplier's location. V. Other terms: The contract is in duplicate. It will take effect from the signing of both parties. If the supplier is unable to fulfill the obligations of this contract, the

supplier shall promptly notify the buyer and renegotiate the relevant matters of this contract, and the buyer shall be exempted from the obligations of this contract. The terms and conditions

included in this contract may be included in detail in the attachment to the contract.

Six. This contract can only take effect after the representatives of both parties sign it and the payment is received.

Remarks: In case of special circumstances, the model purchased by the buyer must be replaced with other models, and the supplier also agrees to replace the model.

Hourly high temperature baking, Turn on

2' Boot test

RMB500

Once ,

+0.2 / Meta film

13

Product authorization letter

To: Jiangsu Guoxin Technology Co., Ltd.

The intellectual property rights of STC12H series products belong to Shenzhen Guoxin Artificial Intelligence Co., Ltd . Jiangsu Guoxin Technology Co., Ltd. is now authorized to engage in the production and sales of STC12H series products in China.

Authorized unit: 深圳国芯人工智能有限公司

Authorization time limit :
October 24, 2019-December 31, 2024



Independent property rights, controllable production

Shenzhen Guoxin Artificial Intelligence Co., Ltd. is a wholly-owned enterprise in the mainland of the of China and operates independently in accordance with Chinese laws and regulations. Its registered add No. 1 Qianwan 1st Road, Qianhai Shenzhen-Hong Kong Cooperation Zone , Shenzhen.

The devices described in this manual are independently developed in China and have independent intellectual property rig

Product coreR&D is in China, with all design capabilities such as chip design, packaging desi reliability design, device simulation, and process simulation; the core R&D team members and lea are all composed of personnel in China, including the leader of the R&D team. The R&D experience long-term, long-term, long-term, long-term, long-term, long-term, long-term,Stable follow-up suppo

Copyright, etc.

Wafer manufacturing: The wafer manufacturing and processing after the design of this device is completed, in the mainlan The processing and manufacturing of the domestic FAB is completed, and it is subject to the mana control of the laws and regulations of the People's Republic of China, and it is completely controlla

Packaging manufacturing: The packaging manufacturing of this device after the design is completed is in the mainland of f The processing of the packaging factory is completed, and it is subject to the management, supervision and control of the laws a

Test: The test after the design of this device is completed, the test will be completed in the mainland of the People's Repub Subject to the management, supervision and control of the laws and regulations of the People's Republic of China, it is completel

All the key processes of this device are completed on our own production line, and it can be supplied for a long time without the trouble of being cut off.

Hereby explain.

